Chip Testing Timing Adjustment for Data Reception Accuracy

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

When multiple chips to be tested use the same timing information to receive data, performance differences between the chips can result in some chips not accurately receiving the data, leading to data writing errors and incorrect test results.

Innovation Solution

A chip testing method and apparatus that determine a data receiving window for each chip, calculate a time adjustment parameter based on this window and a preset data input window for the test machine, and adjust the actual input time point for each chip to ensure data receipt within its designated window.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If the same timing information is shared by all chips to be tested, then the test process is simplified and data input is simultaneous for all chips, but performance differences between chips cause some chips to fail to accurately receive data

Engineering Contradiction:
Improvetest process complexityVSAvoiddata reception accuracy
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent segments the unified timing information into chip-specific timing parameters. Each chip is assigned its own data receiving window and time adjustment parameter based on its performance characteristics, transforming the unified timing approach into a segmented, customized timing approach that accounts for individual chip variations

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies local quality by customizing timing parameters for each chip based on its specific performance characteristics. Each chip receives a tailored data receiving window and time adjustment parameter rather than a universal timing setting, ensuring optimal data reception for each chip's specific performance level

Inventive Principle:
Principle #3Local quality

2Reliability

If individual timing parameters are determined for each chip based on performance differences, then data reception accuracy is improved, but the test process complexity increases

Engineering Contradiction:
Improvedata reception accuracyVSAvoidtest process complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent performs preliminary characterization of each chip's performance before the actual test process. By pre-determining the data receiving window and time adjustment parameter for each chip based on its performance characteristics, the system prepares customized timing parameters in advance, avoiding the need for complex real-time adjustments during testing

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent changes the timing parameters (data receiving window and time adjustment parameter) based on each chip's performance characteristics. By adjusting these parameters to match individual chip performance, the system achieves accurate data reception while managing complexity through parameter optimization rather than structural complexity

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12276695B2Chip testing method and apparatus
Publication Date: 2025.04.15 CHANGXIN MEMORY TECH INC
  • US12276695B2 patent drawing
  • US12276695B2 patent drawing
  • US12276695B2 patent drawing

AI summary

A chip testing method includes: a data receiving window corresponding to each chip to be tested is determined; a time adjustment parameter corresponding to each chip to be tested is determined according to the data receiving window corresponding to each chip to be tested and a data input window preset for a test machine is determined; an actual input time point corresponding to each chip to be tested is determined according to the time adjustment parameter corresponding to each chip to be tested; and data is inputted to each chip to be tested at the actual input time point corresponding to the each chip to be tested, to enable each chip to be tested to receive the data inputted by the test machine in the data receiving window corresponding to the each chip to be tested.