Chiplet Link Initialization Using Early Sideband Training

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional chiplet-based implementations face challenges with complex interconnect routing, routing congestion, signal timing specifications, and increased feature complexity, leading to compromised performance and power efficiency in mobile and wearable devices.

Innovation Solution

Implementing a method for managing interconnects between chiplets using sideband link training, where a training pattern is transmitted over multiple configurations, and upon successful transmission in a first configuration, transitioning to mainband link training, with the option for sideband link retraining when errors are detected, all within the framework of the Universal Chiplet Interconnect Express (UCIe) standard.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional sideband link training transmits training patterns over all link configurations to ensure reliability, then link initialization reliability is improved, but initialization time increases

Engineering Contradiction:
Improvelink initialization reliabilityVSAvoidinitialization time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies partial action by transmitting the training pattern only over a first link configuration rather than all possible configurations. When the training pattern is successfully received, the method suspends further training transmissions, performing only the necessary portion of the training process needed to establish reliable communication.

Inventive Principle:
Principle #16Partial or excessive action

Solution Approach 2:

The patent uses preliminary action by designating a first link configuration for training purposes before attempting other configurations. This preliminary designation allows the system to establish communication quickly if the first configuration is suitable, avoiding the need to systematically test all configurations.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If comprehensive link training is performed over multiple configurations, then communication reliability is improved, but system complexity increases

Engineering Contradiction:
Improvecommunication reliabilityVSAvoidinterconnect complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent segments the link training process into distinct phases: transmitting the training pattern over a first configuration, evaluating success, and conditionally proceeding to suspend training or continue with other configurations. This segmentation simplifies the control logic by breaking down the complex multi-configuration training into manageable decision points.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces dynamic behavior by making the training process adaptive based on real-time evaluation of training pattern transmission success. The system dynamically suspends or continues training based on whether the first configuration proves adequate, transforming a static exhaustive search into a dynamic responsive process.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS12399853B2Mechanism to improve link initialization time
Publication Date: 2025.08.26 QUALCOMM INC
  • US12399853B2 patent drawing
  • US12399853B2 patent drawing
  • US12399853B2 patent drawing

AI summary

A method for managing an interconnection between chiplets includes initiating sideband link training that includes transmitting a training pattern over each of a plurality of link configurations, where each link configuration includes a sideband data line and a sideband clock line. The method further includes suspending the sideband link training before completion of the sideband link training when the training pattern is transmitted over a first sideband link configuration without error, designating a sideband data line and a sideband clock line in the first sideband link configuration as a functional pair, and initiating mainband link training using the functional pair to communicate link state and status information.