Chiplet Storage Architecture for Evolving Host and Memory Standards
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing data storage systems face limitations in system resources and flexibility, particularly when host devices or memory media standards change, leading to inefficiencies in interfacing and compatibility.
Innovation Solution
A chiplet-based storage architecture with a front-end chip and multiple back-end chips, allowing independent replacement and upgrade of individual chips to adapt to changing standards, utilizing separate communication protocols and manufacturing processes for high-speed and low-speed operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Volume of moving object
If a storage architecture is configured in a monolithic integrated circuit or system-on-chip format, then the system achieves high integration and compactness, but the system loses flexibility and adaptability to different host devices and memory media standards
Solution Approach 1:
The storage architecture is divided into separate front-end chip and back-end chip modules. The front-end chip handles host device interfacing while the back-end chip manages memory media interfacing. This segmentation allows each module to be independently designed, manufactured, and updated according to different standards without requiring complete system replacement, thus resolving the contradiction between integration compactness and adaptability to different standards.
2Ease of manufacture
If a monolithic integrated circuit is used, then manufacturing processes are simplified, but the system cannot be easily updated or modified to support evolving standards
Solution Approach 1:
By segmenting the storage architecture into separate front-end and back-end chips, each module can be manufactured using optimized processes for its specific function and then assembled together. This allows independent updates of either module to support new standards while maintaining manufacturing efficiency through specialized production lines for each chip type.
Solution Approach 2:
The front-end chip and back-end chip are designed as universal modules that can interface with multiple different host devices and memory media through standardized connection protocols. This multi-functionality enables the same chip modules to support evolving standards without requiring complete system redesign, balancing manufacturing simplicity with upgradability.
3Adaptability or versatility
If separate front-end and back-end chips are used, then flexibility and adaptability to different standards are improved, but device complexity increases
Solution Approach 1:
While segmentation into separate chips increases component count, it reduces system complexity by localizing functionality. Each chip is designed to perform specific tasks with simplified internal architecture, and the connection between them uses standardized interfaces. This functional segmentation makes the system more manageable and easier to debug compared to a monolithic design where all functions are intertwined.
Solution Approach 2:
The front-end chip and back-end chip serve as intermediary modules between the host device and memory media. They handle protocol conversion, signal conditioning, and data formatting, thereby simplifying the overall system architecture by creating clear interface boundaries and reducing the complexity burden on both the host device and memory media.
Data Source
AI summary
A device for implementing a storage architecture includes a front-end chip configured to perform first interfacing with a first device, and a plurality of back-end chips configured to perform second interfacing with second devices. The front-end chip includes front-end links for communication with the plurality of back-end chips, and the plurality of back-end chips include back-end links for communication with the front-end links.