Chronos Link Asynchronous Interconnect for ASIC Timing Closure
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional ASIC design faces challenges in achieving balanced clock signal distribution due to systematic and random variations, leading to laborious timing closure and significant power consumption, particularly in large and complex chip designs.
Innovation Solution
The Chronos Link protocol uses delay-insensitive codes and quasi-delay-insensitive logic to transmit data, reducing overheads through temporal compression and allowing independent clock references for IP blocks, thereby simplifying floorplanning and enhancing yield while minimizing routing complexity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If buffers are inserted to balance clock signal distribution, then timing closure is achieved, but power consumption increases significantly
Solution Approach 1:
The patent changes the fundamental parameter of clock distribution from synchronous buffering to asynchronous event-driven signaling. By eliminating periodic clock cycles and using event-based handshaking, the system achieves timing closure without requiring power-hungry buffers to maintain continuous clock signals across the chip.
Solution Approach 2:
The invention extracts and removes the clock distribution network entirely from the system architecture. By replacing synchronous clocking with asynchronous event-driven communication, the patent eliminates buffers, clock trees, and timing synchronization infrastructure, thereby removing the primary source of dynamic power consumption in conventional ASIC designs.
2Manufacturing precision
If numerous buffers are strategically placed for timing closure, then clock skew is minimized, but device complexity increases
Solution Approach 1:
The patent extracts and eliminates the entire clock distribution network including buffers, clock trees, and timing synchronization elements. By adopting asynchronous event-driven architecture, the system achieves clock alignment naturally through event-based handshaking without requiring any buffering infrastructure or strategic buffer placement.
Solution Approach 2:
The invention introduces event-driven handshaking signals as intermediaries between master and slave interfaces. These handshaking events mediate data transfer and timing coordination without requiring a shared clock domain, thereby eliminating the need for complex buffer placement while maintaining precise timing control.
3Manufacturing precision
If Protocol Pipeline Stage is inserted to relax timing, then timing constraints are satisfied, but area increases significantly
Solution Approach 1:
The patent fundamentally changes the timing parameter model from fixed synchronous clock cycles to flexible asynchronous event intervals. By allowing variable time between events and eliminating the need for pipeline stages to meet fixed timing constraints, the system satisfies timing requirements without inserting area-consuming pipeline registers or buffer stages.
Solution Approach 2:
The invention extracts and removes Protocol Pipeline Stages from the architecture. By using asynchronous event-driven communication with handshaking mechanisms, the system naturally handles timing relaxation without requiring additional pipeline stages, thereby reducing chip area while maintaining timing constraint satisfaction.
4Manufacturing precision
If manual intervention is used for clock tree synthesis, then timing closure is achieved, but productivity decreases
Solution Approach 1:
The patent extracts and eliminates the clock tree synthesis process entirely from the design flow. By adopting asynchronous event-driven architecture, the system achieves timing closure automatically through event-based handshaking without requiring manual clock tree synthesis, timing analysis, or iterative buffer placement, thereby dramatically improving design productivity.
Solution Approach 2:
The invention enables the system to self-manage timing synchronization through automatic event-driven handshaking between master and slave interfaces. The asynchronous protocol automatically negotiates and coordinates data transfer timing without requiring manual intervention for clock tree synthesis or timing closure, making the design process self-sufficient and highly productive.
Data Source
AI summary
Systems and methods for application specific integrated circuit design using Chronos links are disclosed. A Chronos Link is an ASIC on-chip and off-chip interconnect communication protocol that allows interfaces to transmit and receive information. The protocol may utilize messages or signals to indicate the availability and/or readiness of information to be exchanged between a producer and a consumer allowing the communication to be placed on hold and to be resumed seamlessly. A method includes inserting gaskets and channel repeaters connected to interfaces of multiple intellectual property (IP) blocks in order to replace traditional links with Chronos Links; performing simplified floorplanning; performing simplified placement; performing simplified clock tree synthesis (CTS) and routing; and performing simplified timing closure.