Circuit-Bounded Memory Arrays for Adaptive Read Thresholds
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Maintaining process uniformity and optimizing read thresholds in memory systems is challenging due to variations in operational conditions, leading to increased bit error rates and performance degradation, especially in new memory nodes with frequent changes in program/erase cycles, retention times, and temperatures.
Innovation Solution
Implementing a storage system with a controller that uses an inference engine to determine read thresholds based on multiple parameters, including time and temperature groups, bit error rates, and program-erase count, utilizing machine-learning methodologies to create a low-complexity inference model for near-optimal read thresholds.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If read thresholds are fixed, then device complexity is reduced, but bit error rate increases due to variability in operational conditions
Solution Approach 1:
The patent implements dynamic read threshold adjustment by continuously monitoring operational parameters (temperature, program-erase cycles, retention time) and updating thresholds accordingly. The controller adapts read thresholds in real-time based on changing conditions, transforming a static system into a dynamic one that maintains optimal performance across varying operational environments.
Solution Approach 2:
The system employs feedback mechanisms where read error rates and operational parameters are monitored and fed back to the controller. This feedback loop enables the controller to adjust read thresholds based on actual performance data, creating a closed-loop system that automatically optimizes read operations without requiring complex manual intervention.
2Reliability
If read thresholds are adjusted frequently to maintain accuracy, then bit error rate decreases, but performance degradation increases due to decoding failures and recovery flows
Solution Approach 1:
The system performs preliminary threshold adjustment based on predicted operational changes (temperature variations, program-erase cycle counts) before actual read errors occur. By proactively adapting thresholds in anticipation of condition changes, the system avoids the need for reactive recovery flows and maintains continuous read accuracy without performance penalties.
Solution Approach 2:
The controller autonomously manages read threshold optimization by automatically monitoring operational parameters and adjusting thresholds without external intervention. This self-service capability eliminates the need for complex manual calibration procedures and continuous external monitoring, allowing the system to maintain optimal performance independently.
3Measurement precision
If time and temperature tag management is implemented, then read threshold accuracy improves, but device complexity increases
Solution Approach 1:
The patent segments the memory array into multiple time and temperature groups, organizing tags and metadata in a structured, hierarchical manner. This segmentation approach enables efficient management of read thresholds by dividing the complex task into smaller, manageable units, reducing the overall complexity of tracking and updating thresholds across the entire memory array.
Solution Approach 2:
The time and temperature tag structure serves multiple functions simultaneously: it tracks operational history, predicts threshold drift, and guides read operations. By making the tag system multi-functional, the patent reduces the need for separate management mechanisms and minimizes overall system complexity while maintaining high read threshold accuracy.
Data Source
AI summary
A storage system has an inference engine that can infer a read threshold based on a plurality of parameters of the memory. The read threshold can be used in reading a wordline in the memory during a regular read operation or as part of an error handling process. Using a machine-learning-based approach to infer a read threshold can provide significant improvement in read threshold accuracy, which can reduce bit error rate and improve latency, throughput, power consumption, and quality of service. In another embodiment, a circuit-bounded array is used to manage updates to time and temperature tag information and to infer read thresholds.