Circuit Connectivity Verification Using Abstract Models

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Verifying connectivity in electronic circuit designs is challenging due to the complexity of interconnecting thousands of components, leading to potential design flaws and costly errors if not detected early.

Innovation Solution

A method and apparatus for defining and verifying connectivity rules between components using regular expressions to generate specific rules, allowing for comprehensive and automatic verification of connectivity within circuit designs.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If manual verification of connectivity between thousands of components is performed, then verification accuracy can be maintained, but the time and complexity of the verification process increases significantly

Engineering Contradiction:
Improveverification accuracyVSAvoidverification time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent creates an abstract connectivity model that copies the essential connectivity relationships from the complex circuit design. This model uses simplified representations (nets, components, pins) that can be verified automatically without manually examining each connection in the original complex design, thus maintaining verification accuracy while dramatically reducing verification time

Inventive Principle:
Principle #26Copying

Solution Approach 2:

The patent replaces manual mechanical verification processes with automated computer-based verification. The system uses algorithms to automatically check connectivity rules against the abstract model, substituting human effort with computational processes that can handle thousands of components efficiently while maintaining precision

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

2Reliability

If detailed connectivity verification is performed on all components, then design flaws can be detected early, but the complexity of the verification system increases

Engineering Contradiction:
Improvedesign flaw detectionVSAvoidverification system complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent segments the verification task into distinct components: abstract model creation, rule definition, and verification execution. By dividing the complex verification process into manageable segments with clear interfaces, the system can detect design flaws reliably while keeping the overall system complexity manageable through modular organization

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces an abstract connectivity model as an intermediary between the complex circuit design and the verification process. This intermediary layer simplifies the verification task by representing only the essential connectivity relationships, allowing reliable flaw detection without requiring the verification system to directly handle the full complexity of the original design

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If comprehensive connectivity rules are defined for all component interactions, then verification coverage is improved, but the difficulty of defining and managing rules increases

Engineering Contradiction:
Improveverification coverageVSAvoidrule management complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent creates a universal rule definition framework that can handle multiple types of connectivity rules through a common structure. The rule definition system uses standardized elements (nets, components, pins, connectivity rules) that can be applied universally across different component types and interaction patterns, improving verification coverage while reducing the complexity of defining and managing diverse rules

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS20200192995A1Method and apparatus for schematic verification of electronic circuits
Publication Date: 2020.06.18 BQR RELIABILITY ENG
  • US20200192995A1 patent drawing
  • US20200192995A1 patent drawing
  • US20200192995A1 patent drawing

AI summary

A method, system and computer program product, the method comprising: obtaining circuit information of at least a portion of a circuit design, the circuit information specifying a plurality of components and a plurality of connecting elements connecting components from the plurality of components; receiving a plurality of rule definitions, each rule definition verifying an interaction between one or more first objects and one or more second objects, via one or more connecting elements; obtaining a plurality of specific rules generated upon the plurality of the rule definitions; verifying the specific rules against the circuit information, thereby checking that the first objects have the interaction with the second objects via the one or more connecting elements; and outputting results of verifying the specific rules.