Error Event Filtering for Complex Circuit Validation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Complex electrical circuits with numerous components generate large numbers of errors during testing, making it difficult and time-consuming to identify relevant issues due to abstraction of connections and component requirements in design tools.
Innovation Solution
A system comprising a processing unit, memory, and a report rule processor that filters error events based on user-defined criteria and processes report rules to generate a concise error report, including information such as error descriptions, test identifiers, and circuit versions, facilitating error identification and correction.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If comprehensive error collection is performed during circuit validation, then error detection completeness is improved, but error analysis complexity increases
Solution Approach 1:
The patent segments the large set of error events into meaningful groups using multiple filtering dimensions (error type, severity, component, location, test phase). This segmentation transforms the overwhelming comprehensive error list into organized, manageable categories that maintain detection completeness while reducing analysis complexity through structured presentation.
Solution Approach 2:
The patent introduces an intermediary error report generation system that acts as a mediator between the comprehensive error validation results and the designer. This intermediary processes, filters, and formats the raw error data into a simplified report structure, preserving all error information while presenting it in an analyzable form through configurable filtering and hierarchical organization.
2Measurement precision
If detailed error information is collected for all components, then error identification accuracy is improved, but information processing time increases
Solution Approach 1:
The patent performs preliminary filtering and organization of error events before presenting them to the designer. By pre-processing the error data through multiple filter components that organize errors by type, severity, and other dimensions, the system prepares the information in advance, reducing the time required for designers to analyze and identify relevant errors while maintaining complete and accurate error information.
Solution Approach 2:
The patent applies local quality by providing different levels of error detail in different report sections based on their importance and relevance. Critical errors receive detailed analysis with full component information, while less critical errors are summarized, allowing accurate identification of important errors without processing time proportional to the total error count.
3Manufacturing precision
If comprehensive validation testing is performed on complex circuits, then design quality is improved, but design productivity decreases
Solution Approach 1:
The patent extracts and separates the error analysis function from the overall design process by generating a dedicated error report that can be reviewed independently. This extraction allows comprehensive validation testing to be performed for design quality while the error reporting system handles the time-consuming analysis separately, enabling designers to continue productive work while errors are systematically documented and reviewed.
Solution Approach 2:
The patent implements self-service by providing automated error detection, filtering, and report generation that reduces the manual effort required for error analysis. The system automatically processes validation results, applies filtering criteria, and generates organized error reports without requiring continuous designer intervention, thereby maintaining high design quality through comprehensive testing while improving productivity through automation.
Data Source
AI summary
A report of results of validating a circuit can simplify a large number of error events, that can be generated when designing electrical circuits using computer aided design tools, by first filtering the large number of error events according to a user defined filter criteria. The filter results are processed by one or more report rules. Each of the report rules may generate one or more report results based on, at least, the filtered error events.