Circuit Interrupter Arc Fault Delay Mechanism
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Circuit interrupters face challenges in effectively responding to arc faults, ground faults, and overvoltage conditions, leading to nuisance tripping and potential damage due to the lack of time delay in ground fault detection and high current inrush from certain loads, as well as difficulties in determining the health of the circuit interrupter without interrupting the branch circuit voltage.
Innovation Solution
The introduction of a circuit interrupter with an arc fault trip circuit that includes a delay mechanism, a ground fault trip circuit with an output to the delay circuit, and an overvoltage trip circuit that provides a delayed trip based on both amplitude and duration of the overvoltage condition, along with an inhibit circuit to disable the arc fault trip during high current loads with lagging power factor, and a test circuit for assessing the arc fault trip circuit's operation without interrupting the power.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If ground fault detection is made highly sensitive to detect all ground faults, then ground fault protection is improved, but transient overvoltage conditions cause nuisance tripping
Solution Approach 1:
The patent applies preliminary action by requiring that overvoltage conditions persist for a predetermined time period before triggering a trip. This preliminary time delay allows the circuit to distinguish between transient overvoltage spikes (which naturally decay quickly) and sustained overvoltage conditions (which indicate a real fault), thereby maintaining high detection sensitivity without causing nuisance tripping from transient conditions
Solution Approach 2:
The patent applies parameter changes by implementing dual thresholds for overvoltage detection: both an amplitude threshold and a duration threshold must be exceeded to trigger tripping. This changes the detection parameter from a simple voltage level check to a combined voltage-time criterion, allowing the circuit to be highly sensitive to sustained overvoltage while ignoring transient spikes that don't meet the duration requirement
2Measurement precision
If arc fault detection is made sensitive to detect intermittent high impedance faults, then arc fault protection is improved, but high current inrush from loads with lagging power factor causes nuisance tripping
Solution Approach 1:
The patent applies preliminary action by introducing a delay circuit that waits for a predetermined time period after detecting an arc fault condition before tripping. This delay allows the circuit to distinguish between brief inrush current events (which are normal during load startup) and sustained arc fault conditions, maintaining high detection sensitivity while preventing nuisance tripping from transient inrush current
Solution Approach 2:
The patent applies dynamics by making the arc fault detection response adaptive based on the persistence of the detected condition. The circuit dynamically evaluates whether the detected arc fault signature continues beyond a predetermined time threshold, adjusting its trip decision based on the temporal characteristics of the fault signal rather than relying solely on amplitude detection
3Difficulty of detecting and measuring
If test circuits are added to assess circuit interrupter health, then diagnostic capability is improved, but device complexity increases
Solution Approach 1:
The patent applies merging by combining the test circuit functionality with the existing fault detection and trip circuits. The test button and associated test circuit share components with the ground fault and arc fault detection circuits, allowing health assessment capabilities to be integrated into the existing circuit architecture rather than adding completely separate diagnostic systems, thereby reducing the increase in device complexity
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution reduces nuisance tripping by introducing time delays in fault detection, minimizes tripping from transient overvoltage conditions, and allows for a visible indication of the circuit interrupter's health without interrupting the power, thereby enhancing safety and reliability in protecting electrical circuits.
Implementation Method 1
This trip device includes a bimetal which is heated and bends in response to a persistent overcurrent condition
Implementation Method 2
An armature, which is attracted by the sizable magnetic forces generated by a short circuit or fault, also unlatches, or trips, the operating mechanism
Implementation Method 3
the arc fault trip circuit is structured to trip open the at least one pair of separable contacts responsive to detection of an arc fault condition associated with current flowing through the at least one pair of separable contacts
Implementation Method 4
the arc fault trip circuit includes a delay circuit, and wherein the ground fault trip circuit includes an output to the delay circuit
Data Source
AI summary
A circuit breaker includes separable contacts; a load conductor; a neutral conductor; and an operating mechanism structured to open and close the separable contacts. An arc fault trip circuit cooperates with the operating mechanism and trips open the separable contacts responsive to detection of an arc fault condition associated with current flowing through the separable contacts. A ground fault trip circuit cooperates with the operating mechanism and is structured to trip open the separable contacts responsive to detection of a ground fault condition associated with current flowing through the separable contacts, the load conductor and the neutral conductor. The arc fault trip circuit includes an integration capacitor, and the ground fault trip circuit includes an output to the integration capacitor.