Signal Processing Circuit Synchronization Without Extra Hardware
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing synchronization methods for signal processing circuits in measurement systems are complex and costly, often requiring additional hardware components like directional couplers and receiver circuits, and are not easily retrofittable to devices lacking these components.
Innovation Solution
A synchronization method using two reference clock signals of different frequencies, derived from local oscillators or an external source, to determine intersections for precise synchronization of signal processing circuits, eliminating the need for additional hardware and allowing software-based implementation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If additional directional couplers and receiver circuits are used to synchronize processing circuits, then synchronization precision is improved, but device complexity and manufacturing cost increase
Solution Approach 1:
The patent extracts the synchronization function from dedicated hardware components (directional couplers and receiver circuits) and relocates it to the existing clock counter circuits. By taking out the synchronization requirement from separate hardware and embedding it in software processing within existing circuits, the solution achieves precise synchronization without adding device complexity.
Solution Approach 2:
The patent makes the existing clock counter circuits multi-functional by enabling them to perform both their original clock counting function and the additional synchronization function. The same circuits that count clock cycles are also used to measure phase and timing offsets, eliminating the need for dedicated synchronization hardware and reducing overall device complexity.
2Reliability
If additional receiver circuits are added to each processing circuit for synchronization, then synchronization capability is improved, but manufacturing cost increases
Solution Approach 1:
The patent enables existing clock counter circuits to perform dual functions: their original clock counting role and the new synchronization measurement role. This multi-functionality eliminates the need for additional receiver circuits, thereby reducing component count and manufacturing cost while maintaining full synchronization capability.
Solution Approach 2:
The clock counter circuits serve themselves by simultaneously performing both clock counting and synchronization measurements. The existing circuits generate the data needed for synchronization without requiring separate dedicated circuits, making the system self-sufficient and reducing manufacturing requirements.
3Adaptability or versatility
If synchronization is implemented in devices without additional receiver circuits, then adaptability is improved, but implementation effort increases without the new method
Solution Approach 1:
The patent extracts the synchronization functionality from hardware-dependent implementations and relocates it to software-based processing using existing clock counter data. This extraction allows synchronization to be implemented in devices without additional receiver circuits by using only the data already generated by the clock counters, greatly improving adaptability while reducing implementation effort.
Solution Approach 2:
The patent changes the approach from hardware-based synchronization to software-based synchronization by utilizing existing clock counter parameters. By processing the clock count data through correlation algorithms and determining intersections, the system achieves synchronization without additional hardware, improving adaptability across different device types while simplifying implementation.
Data Source
AI summary
A synchronization method of synchronizing at least two signal processing circuits of a measurement system is described. The at least two signal processing circuits include a first signal processing circuit and a second signal processing circuit generating a first local clock count and a second local clock count, respectively.