Class D Audio Amplifier Idle Mode for Lower Common-Mode Power Loss

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Class D audio amplifiers face high power consumption and efficiency issues due to significant electromagnetic interference (EMI) emissions and common mode duty cycles at 50%, particularly when using BD modulation with low-pass LC filters.

Innovation Solution

Implementing an idle mode in audio amplifiers that shifts the common mode duty cycle of quantized signals away from 50% when no or low audio signal is present, reducing power consumption and improving efficiency by adjusting the duty cycles through modulation techniques like PWM and using a modulator with an idle mode offset.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Object-affected harmful factors

If Class D amplifier uses BD modulation with low-pass LC filters, then electromagnetic interference emissions are reduced, but power consumption increases due to 50% common mode duty cycle

Engineering Contradiction:
Improveelectromagnetic interference emissionsVSAvoidpower consumption
Core Design Contradiction:
Object-affected harmful factorsVSUse of energy by moving object

Solution Approach 1:

The patent implements an idle mode that dynamically adjusts the common mode duty cycle away from 50% when no audio signal is present. The modulator switches between normal operation (50% common mode duty cycle) and idle mode (shifted common mode duty cycle) based on signal presence, optimizing the trade-off between EMI reduction and power consumption in real-time

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the duty cycle parameter of the modulator output signals during idle mode. By adjusting the common mode duty cycle away from 50% using an idle mode offset, the amplifier reduces power consumption while maintaining EMI filtering effectiveness through the low-pass LC filter

Inventive Principle:
Principle #35Parameter changes

2Measurement precision

If Class D amplifier operates with 50% common mode duty cycle, then audio signal fidelity is maintained, but efficiency decreases due to continuous power consumption

Engineering Contradiction:
Improveaudio signal fidelityVSAvoidefficiency
Core Design Contradiction:
Measurement precisionVSLoss of energy

Solution Approach 1:

The patent employs periodic switching between normal operation mode and idle mode based on the presence of audio signals. During idle periods, the modulator operates with shifted common mode duty cycle to minimize power consumption, while restoring 50% duty cycle when audio signals are detected, creating a periodic optimization cycle

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The amplifier automatically detects the presence or absence of audio signals and self-adjusts its operating mode accordingly. The idle mode is activated automatically when no audio signal is detected, allowing the system to optimize its own power consumption without external intervention while maintaining audio fidelity when needed

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS11837999B2Audio amplifier having idle mode
Publication Date: 2023.12.05 MAXIM INTEGRATED PROD INC
  • US11837999B2 patent drawing
  • US11837999B2 patent drawing
  • US11837999B2 patent drawing

AI summary

An audio amplifier employs an idle mode to reduce power consumption and improve efficiency of the amplifier. The audio amplifier comprises a modulator configured to receive an analog input signal. The modulator is operable to convert the analog input signal to differential first and second quantized signals, each having a common mode duty cycle. The modulator causes the common mode duty cycle of each of the first and second quantized signals to be shifted when the level of the analog input signal is below a threshold level so that the common mode duty cycle is one of greater than or less than fifty percent (50%). The amplifier further includes a power stage that receives the first and second quantized signals and generates corresponding first and second output signals configured to drive a load, wherein the first and second output signals switched between a supply voltage and a second voltage based on the respective first and second quantized signals.