Clock Integrated Circuit Noise Synchronization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing clock circuits in integrated circuits are complex and costly due to the need to address variations in temperature, ground noise, and power noise, which affect the timing of the output clock signal.
Innovation Solution
A clock integrated circuit with a timing circuit that alternates between two reference signals, generating a level switching reference signal synchronized with the varying noise signals, allowing for synchronization of noise variations across multiple outputs via resistance or capacitance coupling, and using latch circuitry to determine the clock signal output.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If buffer circuits with active loads, independent bias circuitry, and bias circuitry are added to decouple power fluctuations from the clock signal, then power noise isolation is improved, but die area and cost increase significantly
Solution Approach 1:
The patent merges the bias circuitry into the clock circuit itself, using the same biasing network to drive both the clock signal and the reference signal. This eliminates the need for separate independent bias circuitry that would be required in traditional approaches, thereby reducing die area while maintaining power noise isolation through the synchronized noise rejection mechanism.
Solution Approach 2:
The bias circuitry is designed to serve multiple functions simultaneously: it provides the clock signal, generates the reference signal, and establishes the operating point for both signals. This multi-functional approach eliminates redundant circuitry and reduces overall device complexity while maintaining the ability to reject power noise through differential timing comparison.
2Reliability
If buffer circuits with active loads, independent bias circuitry, and bias circuitry are added to decouple power fluctuations from the clock signal, then power noise isolation is improved, but device complexity and cost increase significantly
Solution Approach 1:
The patent merges the bias circuitry into the clock circuit itself, using the same biasing network to drive both the clock signal and the reference signal. This eliminates the need for separate independent bias circuitry that would be required in traditional approaches, thereby reducing die area while maintaining power noise isolation through the synchronized noise rejection mechanism.
Solution Approach 2:
The bias circuitry is designed to serve multiple functions simultaneously: it provides the clock signal, generates the reference signal, and establishes the operating point for both signals. This multi-functional approach eliminates redundant circuitry and reduces overall device complexity while maintaining the ability to reject power noise through differential timing comparison.
3Reliability
If synchronized reference signals with matched noise variations are used in level switching circuit, then clock timing stability is improved, but circuit complexity increases
Solution Approach 1:
The patent merges the generation of the clock signal and reference signal into a single integrated circuit block, where both signals are derived from the same bias network and timing circuitry. This ensures synchronized noise variations without requiring separate complex circuit implementations, thereby achieving timing stability while minimizing added complexity.
Solution Approach 2:
The circuit generates its own reference signal internally with automatically synchronized noise characteristics, eliminating the need for external reference sources or complex synchronization mechanisms. The timing circuitry self-adjusts to maintain the required phase relationship between clock and reference signals, reducing overall system complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces complexity and cost by synchronizing noise variations, maintaining consistent clock timing despite temperature, ground noise, and power noise fluctuations, resulting in a stable clock signal output.
Implementation Method 1
a timing circuit with an output alternating between a first reference signal and a second reference signal at a rate determined by a time constant determining timing of a clock signal output
Implementation Method 2
the varying noise signal is synchronized across the first output and the second output via a resistance coupled between the first output and the second output
Implementation Method 3
the varying noise signal is synchronized across the first output and the second output via a capacitance coupled between the first output and the second output
Data Source
AI summary
The clock circuit of an integrated circuit operates with variations such as temperature, ground noise, and power noise. Various aspects of an improved clock integrated circuit address one or more of the variations in temperature, ground noise, and power noise.