Multifunction Apparatus Clock Controller for Parallel Image Processing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Multifunction apparatuses face challenges in executing parallel scan and print jobs without lowering the reading speed of the scanner unit, as high-speed data transfer through the image bus often exceeds its capacity, leading to data transfer failures and increased user waiting times.

Innovation Solution

A clock controller adjusts the image transfer clock frequency based on whether the scan job is executed independently or in parallel with other image processes, setting it to a lower frequency during parallel operations to manage data transfer and prevent bus overload.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If the reading speed of the scanner unit is lowered to control data transfer amount through the image bus, then the data transfer amount is reduced and parallel execution becomes possible, but the user waiting time for scan job completion becomes longer

Engineering Contradiction:
Improvedata transfer amountVSAvoiduser waiting time
Core Design Contradiction:
Quantity of substanceVSLoss of time

Solution Approach 1:

The patent changes the frequency parameter of the image transfer clock to control data transfer timing. By adjusting the clock frequency, the system regulates when data is transferred through the image bus without changing the scanner's reading speed, thus maintaining high scanning performance while preventing bus overload during parallel operations

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The system dynamically adjusts the image transfer clock frequency based on operational conditions. When parallel image processes are detected, the clock frequency is lowered to reduce data transfer timing conflicts; when operating independently, the full frequency is maintained for optimal performance

Inventive Principle:
Principle #15Dynamics

2Reliability

If the frequency of the image transfer clock is lowered during parallel operations, then data transfer timing is controlled and bus overload is prevented, but data transfer speed is reduced

Engineering Contradiction:
Improvedata transfer reliabilityVSAvoiddata transfer speed
Core Design Contradiction:
ReliabilityVSSpeed

Solution Approach 1:

The image transfer clock frequency is dynamically adjusted based on whether parallel operations are detected. The system switches between high frequency (when operating alone) and low frequency (when parallel operations occur), optimizing both speed and reliability according to operational context

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent uses periodic data transfer synchronized to the image transfer clock. By controlling the clock frequency, the system creates regular transfer intervals that prevent bus overload while maintaining orderly data flow, ensuring reliable transmission without continuous high-speed conflicts

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS11363158B2Multifunction apparatus executing plurality of image processes in parallel, control method therefor, and storage medium storing control program therefor
Publication Date: 2022.06.14 CANON KK
  • US11363158B2 patent drawing
  • US11363158B2 patent drawing
  • US11363158B2 patent drawing

AI summary

A multifunction apparatus that is capable of executing a scan job and another image process in parallel without lowering a reading speed of a scanner unit. A reading unit reads a document according to an execution instruction for a predetermined image process. An image processing unit applies the predetermined image process to image data obtained by the reading unit. A clock controller controls an image transfer clock for transferring the image data to the image processing unit from the reading unit. The clock controller sets a frequency of the image transfer clock to a predetermined frequency in a case where the predetermined image process is executed independently. And the clock controller sets the frequency of the image transfer clock to a frequency lower than the predetermined frequency in a case where the predetermined image process is executed in parallel with another image process that differs from the predetermined image process.