Clock Delay Detection Using Phase Feedback in Switch Apparatuses
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing clock delay detection and compensation methods in switch apparatuses suffer from significant errors due to varying temperature conditions, power supply voltages, and manufacturing inconsistencies, which hinder high-precision clock synchronization.
Innovation Solution
A method and device for clock delay detection and compensation that involves transmitting a synchronous clock through physical links, receiving feedback clocks, and determining delays based on phase relationships and physical link parameters, allowing for accurate compensation of clock delays.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If manual compensation of clock delay is performed using traditional time and phase detection instruments, then the delay error can be narrowed from tens to hundreds of nanoseconds to a few nanoseconds, but the detection error remains too great for high-precision clock synchronization applications
Solution Approach 1:
The patent implements a feedback mechanism where the master clock sends a first synchronous clock to the slave clock, and the slave clock feeds back a second synchronous clock to the master clock. The master clock detects the phase difference between the received second synchronous clock and its own output clock, then uses this feedback information to calculate and compensate for the clock delay, achieving high-precision synchronization.
Solution Approach 2:
The patent replaces traditional mechanical time and phase detection instruments with an electronic phase difference detection system implemented in the clock modules themselves. The master clock module contains a phase difference detection unit that electronically measures the phase difference between clocks, eliminating the need for external detection equipment and achieving nanosecond-level precision.
2Productivity
If transmission delay compensation is performed based on fixed routing parameters, then the compensation can be implemented efficiently, but the compensation accuracy deteriorates under different temperature conditions, power supply voltages, and production batches
Solution Approach 1:
The patent transitions from static, fixed delay compensation to dynamic, adaptive delay compensation. The system continuously measures the actual phase difference between master and slave clocks and adjusts the compensation value in real-time based on the measured feedback, allowing the compensation to adapt to changes in temperature, voltage, and other environmental factors.
Solution Approach 2:
The patent changes the delay compensation parameter from a fixed value based on routing distance to a dynamically adjusted value based on actual phase difference measurements. The master clock module calculates the delay compensation amount based on the measured phase difference and feeds this adjusted parameter back to the slave clock, achieving accurate compensation under varying conditions.
Data Source
Figure 1~3
Figure 4~5
Figure 6
AI summary
A clock delay detection method and apparats, a clock delay compensation method and apparatus, a terminal, and a readable storage medium. The clock delay detection method comprises: transmitting a first synchronization clock to a clock module to be detected by means of a first physical link (S101); receiving a feedback clock transmitted by said clock module by means of a second physical link and adjusted according to a phase of the first synchronization clock (S 102); and thus determining the delay of said clock module according to the feedback clock, a self-return clock, a delay parameter corresponding to the first physical link, and a delay parameter corresponding to the second physical link (S103).