Clock Delay Path with Repeaters for Stable Duty Ratio
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor memory devices face challenges in maintaining a constant duty ratio of clock signals due to variations in process, voltage, and temperature (PVT) across signal lines, leading to signal attenuation and reliability issues.
Innovation Solution
The clock signal delay path unit incorporates a series of delay cells and repeaters with long metal signal lines, including inverting circuits to correct duty ratio changes by inverting the clock signal phase at strategic points, ensuring the duty ratio remains consistent across the signal path.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Length of stationary object
If long metal signal lines are used to transmit clock signals across the semiconductor memory device, then the clock signals can reach distant target blocks, but signal attenuation and duty ratio variations occur due to PVT changes
Solution Approach 1:
Repeaters are introduced as intermediary components along the long signal lines to regenerate and restore the clock signals. These repeaters act as mediators that receive attenuated signals from long metal lines, amplify them, and retransmit with restored duty ratio, thereby maintaining signal quality over extended distances without requiring shorter lines
Solution Approach 2:
The patent adjusts the threshold voltages of transistors within the repeater circuits to compensate for PVT variations. By dynamically changing the operating parameters of the repeater components, the system adapts to process, voltage, and temperature changes, maintaining stable duty ratio output despite variations in the long signal line environment
2Reliability
If repeaters are added to maintain signal quality over long distances, then signal attenuation is reduced, but the device complexity increases
Solution Approach 1:
The patent employs identical or standardized repeater circuit designs at multiple locations along the signal path. By using homogeneous, replicated building blocks rather than custom-designed complex circuits, the system achieves reliable signal restoration while keeping individual unit complexity low and facilitating easier manufacturing and verification
Solution Approach 2:
The long signal transmission path is segmented into multiple shorter segments, each handled by a dedicated repeater. This segmentation breaks down the complex problem of maintaining signal quality over very long distances into manageable sections, where each repeater handles a localized segment, reducing the overall system complexity compared to attempting single-stage long-distance transmission
3Manufacturing precision
If delay cells are used to achieve precise delay timing, then clock signal synchronization is improved, but the manufacturing precision requirements increase
Solution Approach 1:
The delay cells are designed to automatically compensate for PVT variations through self-biasing mechanisms and inherent circuit characteristics. The circuits self-adjust their delay characteristics based on operating conditions, eliminating the need for external calibration or highly precise manual manufacturing adjustments, thereby achieving precise delay timing with relaxed fabrication tolerances
Solution Approach 2:
The patent incorporates feedback mechanisms within the delay cells and repeaters that monitor output signals and adjust internal parameters accordingly. This feedback control enables the system to maintain precise delay timing by detecting and correcting deviations caused by manufacturing variations, reducing the stringency of manufacturing precision requirements
Data Source
Figure 1
Figure 2A
Figure 2B
AI summary
A clock signal delay path unit includes a first delay cell (DC1) including a first root signal line (rsl1) for delaying and transmitting a clock signal, a first repeater to transmit the clock signal transmitted through the first root signal line (rsll) without signal attenuation, and a second root signal line (rsl2) for delaying and transmitting the clock signal output from the first repeater, a second delay cell (DC2) including a first inverting circuit configured to invert the clock signal provided from the first delay cell to generate an inverted clock signal, and a third delay cell (DC3) including a first branch signal line (dsl1) for delaying and transmitting the inverted clock signal provided from the second delay cell (DC2), a second repeater to transmit the inverted clock signal transmitted through the first branch signal line, and a second branch signal line (dsl2) for delaying and transmitting the inverted clock signal output from the second repeater.