Clock Edge Tracking for Sub-Cycle Time Base Synchronization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional synchronization methods for interacting systems operating on independent time bases can only achieve synchronization accuracy up to one clock cycle, leading to indeterministic inaccuracy due to phase misalignment, which cannot be compensated by fixed compensation values.
Innovation Solution
An apparatus and method that utilize a logger circuit to sample and record counter values at rising and falling edges of a common clock signal, and a control circuit to calculate an offset and configurable delay based on recorded values, allowing for improved synchronization accuracy of less than one clock cycle by fine-tuning the counter offset and delay.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If conventional synchronization methods are used, then the synchronization accuracy is limited to one clock cycle, but the system complexity remains low
Solution Approach 1:
The patent applies preliminary action by pre-calculating and storing compensation values in a lookup table before synchronization operations. The offset calculation unit computes compensation values based on phase differences, and these pre-computed values are stored for rapid retrieval during synchronization, eliminating the need for complex real-time calculations and achieving sub-clock-cycle accuracy without proportionally increasing system complexity
Solution Approach 2:
The patent introduces an intermediary mechanism by inserting a delay element between the trigger signal and the counter. This delay element acts as a mediator that can be precisely adjusted to compensate for phase misalignment, allowing the system to achieve fine-grained synchronization control without directly modifying the counter operation or trigger generation
2Measurement precision
If fixed compensation values are used, then the implementation is simple, but the synchronization accuracy cannot exceed one clock cycle due to phase misalignment
Solution Approach 1:
The patent applies dynamics by transitioning from fixed compensation values to dynamically adjustable delay elements. The delay element can be programmatically controlled to provide variable delay amounts, allowing the system to adapt to different phase misalignment conditions and achieve sub-clock-cycle synchronization accuracy while maintaining reasonable implementation complexity through standard digital delay components
Solution Approach 2:
The patent implements parameter changes by modifying the delay parameter of the intermediary delay element based on calculated offset values. The control unit adjusts the delay parameter dynamically to compensate for phase differences, enabling the system to achieve high synchronization accuracy by changing the delay parameter rather than using fixed compensation values
Data Source
AI summary
An apparatus and method for synchronizing a triggered system to a triggering system by tracking the timing of rising and falling edges of a clock signal at the triggered system and using the tracked timing values for phase shift adjustment of a time base at the triggered systems.