Clock-Embedded Host Interface for Display Panel Power Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As mobile terminal screens increase in size and number of channels, existing display devices face challenges in reducing power consumption, particularly at the interface between the host and panel driving circuit.
Innovation Solution
A display device with a panel driving circuit incorporating timing controller embedded drivers (TEDs) that utilize a clock-embedded host interface to transmit and receive video data, additional data, and hot plug detection signals, allowing multiple TEDs to drive different portions of the display panel through multiple lanes and buses, optimizing power usage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If multiple driving chips are used to drive a display panel with increased screen size and channels, then the driving capability is improved, but the power consumption increases
Solution Approach 1:
The patent merges the host interface and panel driving functions into a single integrated timing controller embedded driver (TED) chip. This consolidation eliminates the need for separate driving chips, reducing the number of components while maintaining the capability to drive large display panels with multiple channels, thereby reducing overall power consumption.
Solution Approach 2:
The TED chip performs multiple functions including host interface processing, timing control, and panel driving operations. By making the chip universal and multi-functional, the system achieves high driving capability for large screens without requiring multiple specialized chips, thus reducing power consumption.
2Productivity
If a complex interface structure is used to handle video data and control signals, then the data transmission capability is improved, but the system complexity increases
Solution Approach 1:
The patent combines video data transmission, additional data exchange, and control signal handling into a unified interface structure within the TED chip. This integration simplifies the system architecture by eliminating the need for separate interface circuits for each function, while maintaining full data transmission capability.
Solution Approach 2:
The interface structure is designed to be universal, handling multiple types of data and control signals through a single integrated pathway. This multi-functional interface reduces system complexity by providing a standardized approach to data transmission rather than requiring separate dedicated circuits for each signal type.
Data Source
AI summary
A display device communicates using a clock-embedded host interface. The display device includes a panel driving circuit and a host. The panel driving circuit includes at least one timing controller embedded driver (TED), and drives a display panel. The host at least one of transmits and receives video data, additional data, and a hot plug detect (HPD) signal to or from the at least one TED through one port using a clock-embedded host interface.