Multi-Dimension Clock Gate Matrix for Timing and Power Optimization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current electronic design automation (EDA) systems face challenges in managing design rule violations and optimizing clock tree synthesis, particularly in reducing dynamic power dissipation and meeting timing constraints, due to limitations in clock gate selection which impact delay and skew in routing trees.
Innovation Solution
The implementation of a multi-dimensional clock gate matrix that considers both drive strength and delay dimensions, allowing for resizing clock gates to improve timing performance and reduce power consumption without additional buffer elements, thereby balancing routing tree branches and minimizing skew.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Power
If clock gate size is increased to improve drive strength, then power dissipation increases, but timing performance deteriorates due to increased delay
Solution Approach 1:
The patent segments the clock gate sizing problem into two independent dimensions: drive strength dimension and delay dimension. This allows separate optimization of each dimension without compromising the other, resolving the contradiction between power (drive strength) and timing (delay) by treating them as independent design parameters rather than coupled trade-offs
Solution Approach 2:
The patent introduces a multi-dimensional design space for clock gates, adding the delay dimension to the traditional drive strength dimension. This dimensional expansion enables designers to select clock gates based on both power and timing requirements simultaneously, transforming a single-objective optimization problem into a multi-dimensional selection process that resolves the power-delay contradiction
2Loss of energy
If traditional clock gate selection is used focusing on area and power, then power consumption is reduced, but timing constraints and design rule violations cannot be managed
Solution Approach 1:
The patent makes the clock gate selection process universal by incorporating multiple design objectives into a single framework. The multi-dimensional design space simultaneously addresses power consumption, timing constraints, and design rule violations, allowing a single clock gate selection to satisfy multiple competing requirements rather than requiring separate optimization passes
3Loss of time
If additional buffer elements are added to improve timing performance, then delay is reduced, but device complexity and power consumption increase
Solution Approach 1:
The patent changes the selection parameters of existing clock gates from single-dimensional (area/power only) to multi-dimensional (drive strength and delay). By adjusting the delay parameter of clock gates during selection, the patent optimizes timing performance without adding buffer elements, thereby reducing device complexity while maintaining improved timing
Data Source
AI summary
Electronic design automation systems, methods, and media are presented for multi-dimension clock gate design in clock tree synthesis. In one embodiment, an input list of clock gate types is accessed, and the list is then used in generating a clock gate matrix. A circuit design with a clock tree is then accessed. The multi-dimensional design involves automatically selecting, for a first clock gate of the routing tree, a first clock gate type from the clock gate matrix based on a size and associated area for the first clock gate type to select a drive strength value for the first clock gate in the routing tree. The first clock gate is then resized to generate a resized first clock gate using the clock gate matrix to adjust a first delay value associated with the first clock gate while maintaining the drive strength value.