Clock-Gated Datapath Control With Qualifier Reuse for Lower Logic Area
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Circuit and system designs face challenges in reducing area and power consumption while maintaining performance, as existing technologies often require trade-offs between device performance, area, and power consumption, leading to inefficiencies and increased thermal profiles.
Innovation Solution
The implementation of clock-gated circuits and systems that utilize multiplexers and D-type flip-flops, along with a clock-gated circuit that generates a first output coupled to the clock input of memory-state elements, allowing for dynamic power savings by selectively gating the clock signal based on control signals and data rates.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If clock-gating circuits are implemented to reduce power consumption, then power consumption is reduced, but device complexity increases
Solution Approach 1:
The patent combines the clock-gating control logic with existing multiplexer structures. The same control signals that drive multiplexer selection are reused to control clock gating, merging two functions into a unified control mechanism. This reduces the overhead of adding clock-gating capability while achieving power savings.
Solution Approach 2:
The control signals generated for datapath selection are made multi-functional by using them to control both multiplexer operation and clock gating. This universal control approach eliminates the need for separate control logic for clock gating, reducing overall circuit complexity while enabling power consumption reduction.
2Area of stationary object
If the number of multiplexers is reduced to decrease area, then area is reduced, but device complexity increases
Solution Approach 1:
The patent merges the control logic for multiple multiplexers into a hierarchical structure where a single control signal can coordinate multiple multiplexers. This allows reduction in the number of independent control units while maintaining the functionality of multiple multiplexers, thereby reducing area without proportionally increasing complexity.
Solution Approach 2:
The control architecture is segmented into hierarchical levels where top-level control signals manage groups of multiplexers. This segmentation allows the system to manage complexity through structured organization rather than requiring individual control logic for each multiplexer, enabling area reduction while controlling complexity growth.
Data Source
Figure 1~2A
Figure 2B~2C
Figure 2D
AI summary
Aspects of the subject disclosure address the traditional trade-off between performance and area, in relation to circuit and system design, together with power as an additional factor of consideration. Circuits and systems of this disclosure may realize a datapath of data in respect of memory state elements (e.g., registers, flops, etc.) that is dependent on multiple qualifiers. Aspects of this disclosure enhance (e.g., optimize) area and reduce leakage power associated with circuits and systems. Furthermore, aspects of this disclosure enable and enhance an insertion of clock-gating circuits or mechanisms to reduce dynamic-power consumption depending on states of the qualifiers.