Clock Gating Circuit for Relaxed Timing Constraints in ASIC Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-end application-specific integrated circuits (ASICs) face increased cell count, die area, and power consumption due to the insertion of buffers to satisfy timing constraints for management interface signals, limiting the placement of user blocks and increasing power consumption.
Innovation Solution
Implementing a clock gating circuit that generates delayed clock pulses to relax timing constraints, allowing configuration and status data to be transmitted over longer distances without additional buffers, thereby optimizing the placement of user blocks and reducing power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If buffers are inserted to satisfy timing constraints for management interface signals, then timing constraints are met, but cell count and die area increase
Solution Approach 1:
The patent changes the timing parameter by introducing a delayed clock pulse that arrives at the capture flip-flop after the data has propagated through the data path. This parameter change (delaying the clock pulse) allows the data to stabilize before capture without requiring additional buffers, thereby satisfying timing constraints while avoiding die area increase
Solution Approach 2:
The patent performs preliminary action by launching the configuration data from the launch flip-flop before the clock pulse arrives at the capture flip-flop. This allows the data to propagate through the data path and stabilize in advance, eliminating the need for buffers to hold the data during transmission
2Reliability
If buffers are inserted to satisfy timing constraints, then timing constraints are met, but power consumption increases
Solution Approach 1:
The patent changes the clock timing parameter to arrive after data propagation, eliminating the need for buffers. Since buffers consume static and dynamic power, removing them through this parameter change directly reduces power consumption while maintaining timing constraint satisfaction
3Reliability
If buffers are inserted to satisfy timing constraints, then timing constraints are met, but device complexity increases
Solution Approach 1:
The patent uses parameter change (delayed clock pulse timing) to satisfy timing constraints without adding buffers, thereby avoiding increase in cell count and device complexity
Solution Approach 2:
The patent extracts or removes the buffers from the data path by using a different timing mechanism (delayed clock pulse), thereby reducing device complexity while maintaining timing constraint satisfaction
4Adaptability or versatility
If user blocks are placed far from access circuitry, then desired placement is achieved, but timing constraints are violated
Solution Approach 1:
The patent performs preliminary action by launching data early from the launch flip-flop, allowing it to propagate through long data paths to user blocks located far from access circuitry. The delayed clock pulse then captures this data after it has had sufficient time to traverse the extended distance, enabling flexible placement while satisfying timing constraints
Solution Approach 2:
The patent changes the clock timing parameter to account for longer data path delays, allowing user blocks to be placed at desired locations far from access circuitry while maintaining timing constraint satisfaction through the delayed capture mechanism
Data Source
AI summary
Aspects of the disclosure provide an electronic device. The electronic device can include a first clock gating circuit that is configured to receive a clock signal and selectively transmit a clock pulse of the clock signal when triggered, access circuitry configured to launch configuration data in response to receiving a write request from a management module and trigger the first clock gating circuit to generate a first clock pulse that is delayed by a first predetermined amount of time after the launch of the configuration data by the access circuitry, and a first memory element configured to capture the configuration data in response to receiving the delayed first clock pulse generated by the first clock gating circuit.