Clock Phase Calibration Circuit for Background Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor devices face challenges in accurately synchronizing internal clock signals with reference clock signals due to phase differences, requiring effective phase detection and calibration mechanisms that are not adequately addressed by existing technologies.

Innovation Solution

A phase adjustment apparatus comprising a phase detector that outputs a pulse-width proportional phase control signal and a phase controller that adjusts a control voltage signal to calibrate the target clock signal, synchronizing it with the reference clock signal by minimizing pulse width, using a phase calibrator to control a delay circuit.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If a phase detection circuit and phase adjustment circuit are included to perform locking operation, then phase synchronization between internal clock signal and reference clock signal is achieved, but device complexity increases

Engineering Contradiction:
Improvephase detection precisionVSAvoidcircuit complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent combines the phase detection function and phase adjustment function into a single integrated phase adjustment apparatus. The phase detector and phase controller work together as a unified system to detect phase differences and adjust the internal clock signal phase simultaneously, reducing the need for separate dedicated circuits and simplifying the overall device structure while maintaining accurate phase synchronization capability

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The phase adjustment apparatus is designed to perform multiple functions: it detects phase differences between clock signals, generates control signals based on detected phase differences, and adjusts the phase of internal clock signals. This multi-functional design eliminates the need for separate specialized circuits for each function, thereby reducing device complexity while achieving precise phase locking

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Manufacturing precision

If phase calibration operation is performed based on phase detection result, then timing accuracy of internal circuit is improved, but operation time increases

Engineering Contradiction:
Improvetiming accuracyVSAvoidlocking operation time
Core Design Contradiction:
Manufacturing precisionVSLoss of time

Solution Approach 1:

The patent implements a feedback mechanism where the phase detector continuously monitors the phase difference between the internal clock signal and reference clock signal, and the phase controller continuously adjusts the internal clock signal based on this feedback. This closed-loop feedback system enables rapid convergence to the correct phase alignment, reducing the overall locking time while maintaining high timing accuracy through continuous correction

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The phase adjustment apparatus performs preliminary phase calibration by detecting the initial phase difference and applying corrective control signals before the internal circuit begins full operation. This preliminary action ensures that the clock signals are already synchronized when needed, avoiding time delays during actual operation and reducing the overall locking time

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS10425087B1Phase adjustment apparatus and operation method thereof
Publication Date: 2019.09.24 KOREA ADVANCED INST OF SCI & TECH
  • US10425087B1 patent drawing
  • US10425087B1 patent drawing
  • US10425087B1 patent drawing

AI summary

The exemplary embodiments of the present disclosure relate to a phase adjustment apparatus, and its operation method, provided with a phase detector, phase controller and phase calibrator for reducing complexity of a circuit and enabling execution of a phase adjustment operation in the background.