Clock Phase Adjustment for Synchronized Digital Data Transfer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data transfer technologies face challenges in quickly and cost-effectively adjusting the phase of a clock signal relative to digital data signals during high-speed data transfer, often requiring complex configurations and time-consuming adjustments.

Innovation Solution

A data transfer device with a decision unit and phase adjusting unit that determines and adjusts the phase shift of the clock signal in synchronization with the data signal, using a test signal to optimize phase alignment while maintaining a fixed frequency, allowing for rapid and simple configuration adjustments.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a clock signal is transmitted simultaneously with digital data to enhance transfer reliability, then data transfer reliability is improved, but phase shift between clock signal and digital data occurs due to transmission path influences

Engineering Contradiction:
Improvedata transfer reliabilityVSAvoidphase alignment precision
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The patent applies preliminary action by performing phase adjustment before actual data transfer operations. The system uses test signals to detect phase shifts and calculates adjustment amounts in advance, then applies these adjustments to the clock signal before normal data transmission begins. This ensures that phase alignment is established beforehand, preventing phase shift issues during actual data transfer while maintaining reliability.

Inventive Principle:
Principle #10Preliminary action

2Manufacturing precision

If transmission path calculation is performed previously and results are reflected on A/W of mount substrate, then phase shift problem is resolved, but time and cost are increased

Engineering Contradiction:
Improvephase alignment precisionVSAvoidadjustment time
Core Design Contradiction:
Manufacturing precisionVSLoss of time

Solution Approach 1:

The patent implements self-service by enabling the system to automatically detect phase shifts using test signals and autonomously calculate and apply adjustment amounts without requiring external manual intervention or complex pre-calibration processes. The system performs self-diagnosis and self-adjustment, eliminating the need for time-consuming manual transmission path calculations and substrate modifications while maintaining high phase alignment precision.

Inventive Principle:
Principle #25Self-service

3Manufacturing precision

If phase adjustment techniques are implemented as in conventional applications, then phase shift is compensated, but configuration becomes complicated and adjustment time increases

Engineering Contradiction:
Improvephase alignment precisionVSAvoidconfiguration complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent applies the extraction principle by isolating the essential phase adjustment function from complex conventional systems. Instead of implementing elaborate phase comparison and adjustment mechanisms, the patent extracts only the critical functionality: transmitting test signals, detecting phase shifts, calculating adjustment amounts, and applying corrections to the clock signal. This simplified approach achieves effective phase compensation while dramatically reducing configuration complexity and adjustment time.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS8325240B2Data transfer device and electronic camera
Publication Date: 2012.12.04 NIKON CORP
  • US8325240B2 patent drawing
  • US8325240B2 patent drawing
  • US8325240B2 patent drawing

AI summary

A data transfer device can adjust a phase of a clock signal with a simple configuration in a short period of time when transferring a digital data signal in synchronization with the clock signal. Accordingly, the data transfer device includes a data transfer line serially transferring the data signal, a clock transfer line transferring the clock signal, a decision unit deciding an adjustment amount by which the phase of the clock signal accompanying the data signal is shifted, the adjustment amount being used when transferring the data signal in synchronization with the clock signal, and a phase adjusting unit shifting the phase of the clock signal in accordance with the adjustment amount decided by the decision unit while keeping a frequency of the clock signal fixed.