Clock Phase Noise Compensation Using Adjustable Delay Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Electronic systems that rely on clock signals face performance limitations due to phase noise, which affects the accuracy and precision of timing, leading to undesirable trade-offs between bandwidth, phase noise, power consumption, and jitter.

Innovation Solution

A clock system with phase noise compensation, comprising a phase noise detector and an adjustable delay circuit, generates an error signal to control the delay of the clock signal, reducing phase noise and improving spectral purity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If conventional clock systems are used without phase noise compensation, then device complexity is low, but phase noise performance deteriorates

Engineering Contradiction:
Improvephase noise performanceVSAvoiddevice complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The system segments the phase noise compensation function into separate modules: a phase noise detector that measures phase noise of the clock signal, and an adjustable delay circuit that applies compensation delay. This segmentation allows the compensation function to be added without redesigning the entire clock system, thus improving phase noise performance while controlling device complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces an intermediary adjustable delay circuit between the clock signal source and the electronic system. This intermediary component applies a compensating delay based on detected phase noise, thereby improving phase noise performance without requiring changes to the original clock source or the load system.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If bandwidth is increased in conventional systems, then productivity improves, but phase noise deteriorates

Engineering Contradiction:
ImprovebandwidthVSAvoidphase noise
Core Design Contradiction:
ProductivityVSMeasurement precision

Solution Approach 1:

The system performs preliminary phase noise detection and compensation delay adjustment before the clock signal is used in the electronic system. By measuring the phase noise characteristics in advance and applying compensating delay beforehand, the system can achieve high bandwidth operation without suffering from degraded phase noise performance.

Inventive Principle:
Principle #10Preliminary action

3Use of energy by moving object

If power consumption is reduced, then use of energy improves, but phase noise performance deteriorates

Engineering Contradiction:
Improvepower consumptionVSAvoidphase noise performance
Core Design Contradiction:
Use of energy by moving objectVSMeasurement precision

Solution Approach 1:

The phase noise detector automatically detects and measures the phase noise of the clock signal without requiring external calibration or manual adjustment. The system self-adjusts the compensation delay based on real-time detection, eliminating the need for power-intensive external measurement equipment or manual tuning procedures, thus improving phase noise performance while maintaining low power consumption.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS10291214B2Feedforward phase noise compensation
Publication Date: 2019.05.14 ANALOG DEVICES GLOBAL UNLTD
  • US10291214B2 patent drawing
  • US10291214B2 patent drawing
  • US10291214B2 patent drawing

AI summary

Clock systems with phase noise compensation are provided herein. In certain implementations, a clock system includes a phase noise detector for detecting a phase noise of a clock signal, and an adjustable delay circuit for generating an adjusted clock signal based on delaying the clock signal with a controllable delay. Additionally, the phase noise detector generates an error signal indicated the phase noise of the clock signal, and controls the delay of the adjustable delay circuit with the error signal over time to thereby compensate the clock signal for phase noise. Thus, the adjusted clock signal has reduced phase noise compared to the clock signal.