Time-to-Digital Converter Stop Control for Injection-Locking Noise

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing phase frequency detectors (PFDs) face challenges in accurately determining phase differences between clock signals due to injection locking effects, where a second oscillator can capture a first oscillator, leading to phase noise and reduced measurement resolution.

Innovation Solution

The proposed electronic circuit includes a timer circuit, circuitry for generating a selectively delayed transition of the second clock signal, and phase determination circuitry, which uses a pseudo-random binary sequence generator to randomize the stop signal selection, thereby improving phase difference measurement accuracy and reducing noise by 'dithering' the timing output.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If a timer circuit is used to measure phase difference between clock signals, then phase difference measurement capability is achieved, but measurement precision deteriorates due to injection locking effects causing phase noise

Engineering Contradiction:
Improvephase difference measurement accuracyVSAvoidmeasurement stability under injection locking
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The patent applies dynamics by making the stop signal selection variable and time-varying through random selection from multiple delay stages, rather than using a fixed stop signal. This dynamic approach randomizes the timing of stop signals to different delay stages, which spreads out the phase noise caused by injection locking effects across different measurement instances, thereby improving overall measurement precision without sacrificing reliability

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the parameter of stop signal delay by selecting from multiple delay stages with different delay amounts. By varying the delay parameter randomly across measurement cycles, the system transforms the static measurement process into a dynamic one that averages out injection locking-induced phase noise, resolving the contradiction between measurement precision and reliability

Inventive Principle:
Principle #35Parameter changes

2Measurement precision

If multiple delay stages are used to provide stop signal options, then measurement resolution is improved, but device complexity increases

Engineering Contradiction:
Improvephase delay measurement resolutionVSAvoidtiming circuitry structure
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent segments the timing measurement function into multiple parallel delay stages, each providing a specific delay amount. This segmentation allows the system to achieve fine measurement resolution by selecting from discrete delay stages, while the modular segmented structure makes the increased complexity manageable and organized rather than monolithic

Inventive Principle:
Principle #1Segmentation

3Reliability

If random selection of stop signal delay stages is implemented, then noise spurs are reduced, but circuit complexity increases

Engineering Contradiction:
Improvenoise reduction in measurementsVSAvoidcontrol circuitry for random selection
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent introduces a random number generator as an intermediary component that selects which delay stage output serves as the stop signal. This intermediary random selection mechanism spreads narrowband noise spurs caused by injection locking across a wider frequency spectrum, converting concentrated noise into distributed noise that can be more easily filtered, thereby improving reliability while adding only moderate circuit complexity

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS10862488B2Time-to-digital converter stop time control
Publication Date: 2020.12.08 TEXAS INSTRUMENTS INC
  • US10862488B2 patent drawing
  • US10862488B2 patent drawing
  • US10862488B2 patent drawing

AI summary

In described examples, an electronic circuit for determining a phase difference between a first clock signal and a second clock signal includes a timer circuit, circuitry for generating a selectively delayed transition of the second clock signal, and phase determination circuitry. The timer circuit produces an elapsed time between a transition of the first clock signal and the selectively delayed transition of the second clock signal. The circuitry for generating the selectively delayed transition of the second clock signal generates the selectively delayed transition in response to a random selection of a respective output from a plurality of second clock signal delay stages. The phase determination circuitry provides the phase difference in response to the elapsed time and the random selection of a respective output from a plurality of second clock signal delay stages.