Clock Pulse Width Modulation for Parallel Processor Synchronization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Modern parallel computing systems face challenges in synchronizing processors due to the lack of a global clock signal and complexities in chip synchronization, leading to inaccuracies in processing and debugging.
Innovation Solution
A system and method for generating and detecting a global synchronization signal using pulse width modulation of clock cycles, enabling precise timing and phase alignment across processors through a global clock network, with hardware modules and circuits for pulse width modification and distribution.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If a global clock network is implemented to synchronize processors, then synchronization accuracy is improved, but device complexity and communication path length increase
Solution Approach 1:
The patent introduces a clock pulse width modulation signal as an intermediary carrier to transmit synchronization information. Instead of directly distributing clock signals through a complex global clock network, the system modulates clock pulses with width variations that encode synchronization data, which is then detected by processors to achieve synchronization with reduced network complexity
Solution Approach 2:
The patent changes the parameter being transmitted from clock frequency/phase directly to pulse width modulation. By varying the width of clock pulses rather than their frequency or phase, the system embeds synchronization information in a parameter that can be more easily detected and processed, improving synchronization accuracy while reducing the complexity of the clock network
2Productivity
If clock frequency is increased to improve processing speed, then productivity is improved, but communication path delays increase and synchronization becomes more difficult
Solution Approach 1:
The patent uses periodic clock pulse width modulation signals to convey synchronization information. By embedding sync data in regularly occurring pulse width variations rather than continuous high-frequency clock signals, the system maintains high processing speeds while providing periodic synchronization opportunities that compensate for communication delays
Solution Approach 2:
The patent replaces traditional mechanical/electrical clock signal distribution with an optical or electromagnetic pulse width modulation-based synchronization mechanism. This substitution allows for faster signal propagation and reduced communication delays while maintaining high processing frequencies
3Device complexity
If local oscillators are used for each processor, then device complexity is reduced, but synchronization accuracy deteriorates
Solution Approach 1:
The patent implements a feedback mechanism where processors detect pulse width modulation signals from their local oscillators and adjust their timing based on the detected pulse widths. This feedback loop allows each processor to maintain its own local oscillator (reducing complexity) while achieving accurate synchronization through continuous adjustment based on the modulated pulse signals
Data Source
AI summary
A circuit generates a global clock signal with a pulse width modification to synchronize processors in a parallel computing system. The circuit may include a hardware module and a clock splitter. The hardware module may generate a clock signal and performs a pulse width modification on the clock signal. The pulse width modification changes a pulse width within a clock period in the clock signal. The clock splitter may distribute the pulse width modified clock signal to a plurality of processors in the parallel computing system.