Clock Recovery Receiver Using Feedforward Feedback Segmentation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In communication networks, particularly optical communication networks, signal degradation due to chromatic dispersion, polarization mode dispersion, and amplified spontaneous emission leads to inaccurate symbol recovery at the receiver, exacerbated by clock phase noise and toned interference, which traditional clock recovery methods struggle to effectively address.

Innovation Solution

A receiver apparatus employing a combination of feedback and anti-causal feedforward processes, including an infinite impulse response filter and notch comb filter, to enhance clock recovery by eliminating harmonics of toned interference and increasing bandwidth, thereby improving the tracking of jitter timing and rejection of noise and tones.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If traditional clock recovery methods are used, then device complexity is kept simple, but bandwidth and timing error reduction are insufficient

Engineering Contradiction:
Improvetiming error reductionVSAvoidclock recovery system complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The clock recovery system is segmented into two independent functional blocks: a feedforward path that processes current and future samples to generate phase offset estimates, and a feedback path that uses past phase offset signals to adjust clock frequency and phase. This segmentation allows each path to be optimized independently, achieving high timing precision without excessive overall complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The feedforward path performs preliminary phase offset estimation using current and future samples before the feedback path applies the correction. By anticipating timing errors in advance and preparing correction signals beforehand, the system achieves superior timing error reduction while maintaining manageable complexity through pre-computation.

Inventive Principle:
Principle #10Preliminary action

2Productivity

If traditional clock recovery methods are used, then system complexity is minimized, but bandwidth for tracking jitter timing is limited

Engineering Contradiction:
Improvebandwidth of clock recoveryVSAvoidclock recovery system complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The system dynamically adapts to varying timing conditions by combining feedforward and feedback mechanisms. The feedforward path provides rapid response to high-frequency jitter variations, while the feedback path ensures long-term stability. This dynamic architecture enables the clock recovery system to operate effectively across a wide bandwidth range without requiring excessive complexity.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

Phase offset signals serve as intermediaries that bridge the feedforward and feedback paths. These signals carry timing error information from the feedforward path to the feedback path, enabling coordinated operation that expands the effective bandwidth of the clock recovery system while maintaining modular complexity.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Measurement precision

If clock phase detection is coupled with channel equalization, then device complexity is reduced, but accuracy and speed of symbol recovery deteriorate

Engineering Contradiction:
Improveaccuracy of symbol recoveryVSAvoidsystem architecture complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The system segments clock phase detection from channel equalization into separate functional blocks. The feedforward path handles phase offset estimation independently from equalization, while the feedback path applies phase corrections separately. This segmentation eliminates mutual interference between the two functions, improving both accuracy and speed of symbol recovery while maintaining reasonable system complexity through modular design.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The feedback path provides dedicated phase correction based on past phase offset signals, operating independently from the equalization process. This separate feedback mechanism ensures that clock phase detection accuracy is not compromised by equalization variations, achieving high symbol recovery accuracy while managing complexity through functional separation.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS11451367B1Techniques for enhanced clock recovery
Publication Date: 2022.09.20 CIENA CORP
  • US11451367B1 patent drawing
  • US11451367B1 patent drawing
  • US11451367B1 patent drawing

AI summary

A receiver generates a stream of digital samples from an analog electrical signal that represents data conveyed to the receiver over a communication channel, where the stream of digital samples comprises current samples corresponding to a current timepoint, previous samples corresponding to a timepoint earlier than the current timepoint, and subsequent samples corresponding to a timepoint later than the current timepoint. The receiver generates previous, current, and subsequent phase offset signals based on the previous, current, and subsequent samples, respectively. The receiver uses the previous phase offset signal to adjust clock frequency and clock phase of the current samples, thereby resulting in current adjusted samples. The receiver adjusts clock phase of the current adjusted samples based on any one of the previous, current, and subsequent phase offset signals. In some examples, receiver adjusts the clock phase of the current adjusted samples based on the subsequent phase offset signal.