Clock Recovery Circuit With PLL Jitter Filtering
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed digital communication systems face challenges in synchronizing clock signals with data signals, leading to data loss or misinterpretation due to clock synchronization issues, particularly in modern protocols requiring precise synchronization to fractions of a nanosecond.
Innovation Solution
A clock recovery circuit that includes a voltage-controlled oscillator, phase detectors, and phase shifters to adjust the phase of the clock signal based on phase differences with the data signal, utilizing both an outer loop for synchronization and an inner phase-locked loop to minimize jitter and frequency deviations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the bit intervals are made as short as possible to communicate data at high speed, then the data transmission speed is improved, but the synchronization precision requirement between clock signal and data intervals becomes more stringent
Solution Approach 1:
The patent employs a feedback mechanism where the receiver detects phase differences between the incoming data signal and its local clock signal, then adjusts the clock signal accordingly. This closed-loop control enables the system to maintain precise synchronization even at high data rates where bit intervals are extremely short, directly resolving the contradiction between speed and precision requirements
Solution Approach 2:
The system dynamically adjusts the clock signal parameters based on real-time phase detection. By making the clock signal adaptive rather than static, the receiver can continuously track and synchronize with the transmitter's timing, enabling high-speed communication while maintaining the required synchronization precision through ongoing adjustments
2Device complexity
If a simple clock recovery mechanism is used, then the device complexity is reduced, but the ability to achieve precise synchronization to fractions of a nanosecond deteriorates
Solution Approach 1:
The patent introduces an intermediary phase detection mechanism that bridges the transmitter and receiver clock systems. This intermediate detection stage measures phase differences and enables precise synchronization without requiring direct complex coupling between transmitter and receiver, achieving high precision while managing system complexity through the intermediary detection function
3Measurement precision
If the clock signal phase is continuously adjusted to maintain synchronization, then the synchronization accuracy is improved, but the jitter in the clock signal increases
Solution Approach 1:
The system applies partial adjustments to the clock signal phase rather than continuous full-correction adjustments. By making controlled, limited phase corrections only when necessary to maintain synchronization within acceptable bounds, the system achieves the required synchronization accuracy while minimizing unnecessary adjustments that would introduce jitter and destabilize the clock signal
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution achieves precise synchronization of clock and data signals, reducing jitter and data errors, and is efficient in power consumption, suitable for high-speed communication protocols like PCI Express and SONET.
Implementation Method 1
A clock recovery circuit incorporates a voltage-controlled oscillator arranged to generate a clock signal
Implementation Method 2
a first phase detector arranged to receive the clock signal from the clock source and to provide a first phase difference signal representing a phase relationship between the clock signal
Data Source
AI summary
A clock recovery circuit includes a first phase detector for measuring the phase difference between a first clock signal from a voltage controlled oscillator (VCO) and a data signal. A phase shifter responsive to a control signal based on this phase difference adjusts the phase of an incoming clock signal to yield a second clock signal. The phase difference between the first clock signal and the second clock signal is measured and the resulting signal is low-pass filtered to derive a control signal for controlling the VCO. The phase locked loop including the VCO filters out jitter.