Clock Selection Circuitry for Dynamic Clock Routing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional programmable integrated circuits inefficiently utilize system clock resources due to fixed clock routing paths, leading to waste when processing circuits are dynamically reconfigured for different tasks, as they reserve clock resources regardless of current usage.

Innovation Solution

Incorporating dynamic clock selection and routing circuitry that selects and routes clock signals based on the current configuration of processing circuits, optimizing the use of scarce global clock signals by allocating them only to circuits that require them for proper operation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If multiple clock paths are reserved for each processing circuit to accommodate reconfiguration, then adaptability is improved, but clock resource utilization deteriorates due to waste

Engineering Contradiction:
Improvereconfiguration capabilityVSAvoidclock resource waste
Core Design Contradiction:
Adaptability or versatilityVSLoss of energy

Solution Approach 1:

The patent implements dynamic clock path selection where the clock routing is no longer fixed but can be reconfigured based on the current operational mode of the processing circuit. The clock selection circuitry dynamically connects appropriate clock sources to processing circuits according to their current configuration state, allowing the same physical clock path infrastructure to serve different logical configurations without reservation waste.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent creates a universal clock distribution system where a single set of clock paths serves multiple different processing circuit configurations. Instead of dedicating separate clock paths for each possible configuration, the system allows one clock path infrastructure to be shared across multiple configurations through dynamic selection, making the clock distribution network multi-functional and adaptable to various operational modes.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If clock resources are reserved for all possible configurations, then reliability is improved by ensuring clock availability, but device complexity increases

Engineering Contradiction:
Improveclock signal availabilityVSAvoidclock routing infrastructure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges multiple dedicated clock path infrastructures into a single shared clock distribution network. Instead of having separate physical clock paths for each processing circuit configuration, the system combines them into one unified infrastructure that dynamically routes clock signals as needed, reducing the overall complexity of the clock routing infrastructure while maintaining reliable clock signal delivery to all configurations.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent introduces clock selection circuitry as an intermediary component between the clock sources and processing circuits. This intermediary layer manages the complex routing logic, selecting appropriate clock paths based on current configuration requirements without requiring the processing circuits themselves to handle routing complexity. The intermediary absorbs the complexity management burden while ensuring reliable clock delivery.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Device complexity

If fixed clock routing paths are used, then device complexity is reduced, but adaptability deteriorates when processing circuits are reconfigured

Engineering Contradiction:
Improveclock routing structureVSAvoidconfiguration flexibility
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The patent transforms the static, fixed clock routing structure into a dynamic system where clock paths can be reconfigured based on operational needs. The clock selection circuitry enables the routing structure to adapt its configuration dynamically, allowing the same physical infrastructure to support multiple logical configurations without requiring complex dedicated paths for each scenario.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS9515880B1Integrated circuits with clock selection circuitry
Publication Date: 2016.12.06 ALTERA CORP
  • US9515880B1 patent drawing
  • US9515880B1 patent drawing
  • US9515880B1 patent drawing

AI summary

An integrated circuit device may include processing circuits that can be dynamically reconfigured to perform different tasks each of which utilizes different system clock resources. The device may include clock selection circuitry that can selectively route desired clock signals to corresponding processing circuits. The clock signal provided to each processing circuit may be selected based on a current configuration of that processing circuit. Client processing circuits in a network switch may be coupled to interchangeable client networks. The client processing circuits may be dynamically reconfigured based on characteristics of the client networks that are currently coupled to the network switch. By dynamically selecting which clock resources are provided to the processing circuits, clock resources such as global clock signals that are relatively scarce may be reserved for processing circuits that can only function with the relatively scarce clock resources. Arranged in this way, clock resource utilization may be continuously optimized.