Clock-Shared Differential Interface for High-Bandwidth Display Links
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current data transmission rates between timing controllers and display apparatuses are insufficient to support high-definition functionality, particularly at frame rates exceeding 120 Hz and higher resolutions, requiring increased data bandwidth that conventional interfaces cannot efficiently provide.
Innovation Solution
A clock-shared differential signaling interface is implemented, where a timing controller provides a shared differential clock signal via a multi-drop connection and differential data signals via point-to-point connections to driver circuits, enabling increased data rates without the complexity and power consumption of multi-level or embedded-clock signaling.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If conventional data transmission interfaces are used between timing controller and display apparatus, then the interface structure is simple, but the data transmission rate is insufficient to support high-definition functionality at frame rates exceeding 120 Hz
Solution Approach 1:
The data transmission interface is segmented into separate dedicated channels: a multi-drop connection for clock signals and point-to-point connections for data signals. This segmentation allows independent optimization of each channel, enabling the data channels to operate at higher rates while the clock channel maintains synchronization across multiple driver circuits.
Solution Approach 2:
A dedicated clock signal pathway acts as an intermediary between the timing controller and driver circuits, separating the timing function from the data transmission function. This mediator approach allows data signals to be transmitted at high speeds without being constrained by clock signal distribution limitations.
2Speed
If multi-level signaling or embedded-clock signaling is used to increase data rates, then the data transmission rate increases, but the circuit complexity and power consumption increase
Solution Approach 1:
The clock signal is extracted from the data transmission pathway and transmitted separately through a dedicated multi-drop connection. This extraction removes the complexity of encoding clock information within data signals, allowing standard differential signaling to be used for data transmission without the overhead of multi-level or embedded-clock schemes.
Solution Approach 2:
The separate clock distribution system serves multiple driver circuits simultaneously through the multi-drop connection, providing a universal timing reference that simplifies individual data channel design. Each driver circuit receives the same clock signal independently, eliminating the need for complex synchronized timing mechanisms.
3Reliability
If conventional single-ended signaling is used, then the circuit implementation is simple, but the signal integrity and electromagnetic interference resistance are insufficient
Solution Approach 1:
Differential signaling is applied to both clock and data transmission channels, merging the advantages of noise rejection and electromagnetic interference resistance into the overall system. By using matched differential pairs for both clock and data, the system achieves enhanced signal integrity without requiring additional shielding or complex error correction.
Data Source
AI summary
The present invention provides a clock-shared differential signaling interface and a method of driving output data to a display panel. The apparatus includes a plurality of driver circuits, wherein each driver circuit in the plurality of driver circuits respectively provides output data. The apparatus also includes a timing controller providing a first clock signal to the plurality of driver circuits via a multi-drop connection, and providing a respective differential data signal to each driver circuit via a respective point-to-point connection.