Synchronizing Independent Clock Modules via Time Difference Adjustment

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing information processing apparatuses with independent clock supply sources face challenges in synchronizing clock cycles between modules, leading to deviations in signal timing, particularly when modules like image sensors and sound recording units operate with different clock frequencies.

Innovation Solution

The apparatus includes a first and second clock generator, timing controllers, and a time measurement unit that measures synchronizing signal times, calculates time differences, and adjusts setting periods to synchronize the clock cycles of the first and second modules, ensuring they operate within a predetermined threshold.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If independent clock supply sources are used for each module, then module operation independence is improved, but clock cycle synchronization between modules deteriorates

Engineering Contradiction:
Improvemodule operation independenceVSAvoidclock cycle synchronization
Core Design Contradiction:
Adaptability or versatilityVSManufacturing precision

Solution Approach 1:

A time measurement unit is introduced as an intermediary component that measures the actual times when synchronizing signals are supplied to different modules. This mediator enables the control unit to calculate time differences and adjust setting periods, thereby achieving synchronization between modules with independent clock sources without compromising their operational independence.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The system implements a feedback mechanism where the time measurement unit continuously monitors the timing of synchronizing signals supplied to modules, the control unit calculates time differences based on these measurements, and adjusts the setting periods of clock generators accordingly. This closed-loop feedback ensures that clock cycle deviations are corrected while maintaining module independence.

Inventive Principle:
Principle #23Feedback

2Adaptability or versatility

If clock frequency deviation is allowed within a range, then oscillator flexibility is improved, but timing accuracy between modules deteriorates

Engineering Contradiction:
Improveoscillator flexibilityVSAvoidtiming accuracy
Core Design Contradiction:
Adaptability or versatilityVSMeasurement precision

Solution Approach 1:

The system dynamically adjusts the setting periods of clock generators based on measured time differences. Instead of using fixed clock frequencies, the control unit modifies the setting periods in real-time to compensate for timing deviations, allowing oscillators to operate flexibly within their frequency ranges while maintaining accurate timing synchronization between modules.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS10924663B2Information processing apparatus having two modules that have independent clock supply sources, control method therefor, and storage medium storing control program therefor
Publication Date: 2021.02.16 CANON KK
  • US10924663B2 patent drawing
  • US10924663B2 patent drawing
  • US10924663B2 patent drawing

AI summary

An information processing apparatus that is capable of reducing deviation of cycles of modules having independent clock supply sources. A processor controls a first module to operate in synchronization with a first synchronizing signal supplied from a first timing controller, controls a second module to operate in synchronization with a second synchronizing signal supplied from a second timing controller, measures times of supplying the synchronizing signals to the modules, calculates a time difference between the times when the first timing controller is switched to a second mode where the first synchronizing signal is supplied to the first module based on a setting period after synchronizing the synchronizing signals in a first mode where the first synchronizing signal is supplied to the first module in synchronization with the second synchronizing signal, and changes the setting period when the time difference is more than a threshold.