Clock Connection Topology Discovery for Synchronization Validation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The challenge in networking systems is accurately determining and maintaining clock synchronization among network devices, which is crucial for precise latency measurements and enhancing performance in 5G and 6G networks, but existing methods struggle with detecting mismatches in clock distribution topologies and improper system behavior due to cable failures or incorrect connections.

Innovation Solution

A system and method for discovering the clock distribution topology among compute nodes using test signals to identify loop, chain, and tree topologies, ensuring the master clock is distributed correctly by identifying and validating the actual topology against the expected one, and reporting any nodes that cannot receive the clock.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If clock distribution topology is not discovered and validated, then system complexity is reduced, but clock synchronization accuracy and reliability deteriorate

Engineering Contradiction:
Improveclock synchronization accuracyVSAvoidtopology discovery complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent performs topology discovery and validation before clock distribution operations begin. The system proactively identifies the clock distribution topology and validates it against expected configurations in advance, preventing synchronization errors rather than reacting to them later.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements a feedback mechanism where the discovered topology is compared against expected topology configurations. This validation feedback loop identifies mismatches and potential single points of failure, allowing the system to correct topology issues before they affect clock synchronization accuracy.

Inventive Principle:
Principle #23Feedback

2Reliability

If topology validation is performed to detect mismatches, then clock distribution reliability improves, but system operation time increases

Engineering Contradiction:
Improveclock distribution reliabilityVSAvoidtopology validation time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The topology validation is performed as a preliminary check before clock distribution begins. By validating the topology in advance rather than continuously during operation, the system ensures reliability while minimizing time loss to validation activities.

Inventive Principle:
Principle #10Preliminary action

3Measurement precision

If test signals are sent to discover topology, then topology detection accuracy improves, but network traffic and energy consumption increase

Engineering Contradiction:
Improvetopology detection accuracyVSAvoidenergy consumption for test signals
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

Test signals are sent once during the preliminary topology discovery phase before normal clock distribution begins. This one-time probing approach achieves accurate topology detection without requiring continuous energy expenditure on test signals during normal operation.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS20250226906A1Clock connection topology discovery
Publication Date: 2025.07.10 MELLANOX TECHNOLOGIES LTD(IL)
  • US20250226906A1 patent drawing
  • US20250226906A1 patent drawing
  • US20250226906A1 patent drawing

AI summary

In some embodiments, a system includes a plurality of compute nodes, clock connections to connect at least some of the compute nodes and to distribute a master clock among the at least some compute nodes, and processing circuitry to discover a clock distribution topology formed by the compute nodes and the clock connections.