Clock Tree Frequency Division for Lower-Power IC Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The clock tree in integrated circuits consumes a significant portion of the total power due to its high operation frequency and capacitive loads, contributing to approximately one-third of the chip's power consumption.
Innovation Solution
A clock network that reduces the operation frequency of the clock signal by half using a reduction circuit and restores it to the desired frequency for destination components, incorporating a combination circuit to maintain the original frequency for flip-flops and other blocks, thereby reducing energy consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the clock tree operates at high frequency to meet performance requirements, then the circuit speed is improved, but the power consumption increases significantly
Solution Approach 1:
The clock network is segmented into multiple domains with different frequency requirements. A first clock domain operates at a first frequency while a second clock domain operates at a second frequency, allowing each segment to consume power appropriate to its performance needs rather than the entire network operating at maximum frequency
Solution Approach 2:
The patent changes the frequency parameter of the clock signal in different domains. By operating clock networks at different frequencies (first frequency vs. second frequency) in different domains, the system achieves performance where needed while reducing power consumption in less performance-critical areas
2Reliability
If the clock tree switches at maximum rate with larger capacitive loads, then the clock signal distribution is improved, but the power consumption increases
Solution Approach 1:
Different parts of the clock network are given different operational characteristics. The first clock domain uses maximum rate switching with appropriate capacitive loads for reliable signal distribution, while the second clock domain uses reduced rate switching, allowing each local region to have the quality appropriate to its specific requirements
Data Source
AI summary
A first clock signal is generated from a reference clock signal. A first frequency associated with the first clock signal is less than a reference clock frequency associated with the reference clock signal. The first clock signal is propagated towards a first component of an integrated circuit through a clock tree. A second clock signal having a second frequency is generated from the first clock signal at a terminal point of the clock tree. The second clock signal is provided to the first component.