Clock Tree Phase Regulation Using Multi-Path Feedback

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In advanced miniaturization of semiconductor integrated circuits, manufacturing variations due to factors like voltage drops and electrical characteristics of transistors and wirings lead to insufficient phase regulation in clock distribution circuits, resulting in timing issues and potential faults.

Innovation Solution

A clock distribution circuit that uses multiple feedback paths to detect phase differences and generate a variation-corrected feedback clock signal, allowing for phase regulation to synchronize clock signals with a reference clock, thereby reducing phase differences and preventing yield reduction.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If multiple feedback paths are used for phase regulation, then reliability is improved, but device complexity increases

Engineering Contradiction:
Improvephase regulation reliabilityVSAvoidfeedback path complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The feedback mechanism is segmented into multiple independent feedback paths (first feedback path and second feedback path), each capable of operating autonomously. This segmentation allows the system to maintain phase regulation functionality even when one path experiences transition faults, thereby improving reliability without requiring a complete redesign of the feedback mechanism.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system implements beforehand cushioning by preparing multiple feedback paths in advance, so that when transition faults occur in one path, alternative paths are already available to maintain phase regulation. This proactive approach prevents yield reduction by ensuring continuous operational capability despite manufacturing variations and potential faults.

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

2Measurement precision

If timing margins are increased to counter variations, then timing accuracy is improved, but productivity decreases

Engineering Contradiction:
Improvetiming accuracyVSAvoidcycle throughput
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The system employs feedback mechanisms that dynamically adjust phase relationships based on actual timing variations. By using phase comparison circuits to detect timing differences and automatically regulate clock phases, the system achieves high timing accuracy without requiring excessive static timing margins, thereby maintaining productivity.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The phase regulation system is dynamic rather than static, allowing real-time adjustment of clock phases based on actual operating conditions. This dynamic adaptation enables the system to maintain accurate timing with smaller margins, improving cycle throughput while preserving timing precision.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8736339B2Clock distribution circuit and method of forming clock distribution circuit
Publication Date: 2014.05.27 CANON KK
  • US8736339B2 patent drawing
  • US8736339B2 patent drawing
  • US8736339B2 patent drawing

AI summary

This invention includes a clock tree to which clock signals are distributed, and a phase comparison circuit configured to detect the phase difference between a plurality of feedback clock signals upon receiving the plurality of feedback clock signals output from different branching points of the clock tree. The invention includes a feedback clock signal generation circuit configured to generate a variation-corrected feedback clock signal for correcting a manufacture variation in the semiconductor integrated circuit based on the phase difference detected by the phase comparison circuit. The invention includes a phase regulation circuit configured to delay the clock signal so as to reduce the phase difference between a reference clock signal and the variation-corrected feedback clock signal generated by the feedback clock signal generation circuit.