Closed-Loop Capacitor Electrode Isolating Pixel Coupling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Display devices face issues with color crosstalk due to coupling capacitance between capacitor electrodes, which degrades image quality.

Innovation Solution

A display device design that incorporates a first capacitor electrode with a closed-loop shape and a second capacitor electrode, where the first capacitor electrode surrounds a contact hole and protrudes in specific directions to overlap with the second capacitor electrode, effectively blocking coupling capacitance between pixel circuits.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a conventional capacitor electrode structure is used, then the device complexity is reduced, but color crosstalk occurs due to coupling capacitance between pixel circuits

Engineering Contradiction:
Improveimage qualityVSAvoidcapacitor electrode structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The capacitor electrode structure is segmented into multiple independent electrodes (first capacitor electrode, second capacitor electrode, third capacitor electrode) positioned at different locations. This segmentation isolates the capacitance of each pixel circuit, preventing coupling capacitance between adjacent pixels and eliminating color crosstalk while maintaining acceptable device complexity through modular electrode arrangement.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different capacitor electrodes are positioned at specific local regions (first, second, and third locations) with tailored configurations. The first capacitor electrode is positioned to reduce coupling with adjacent pixels, the second at an optimized location for capacitance isolation, and the third to complete the isolation pattern. This local optimization of electrode positions and shapes achieves superior capacitance isolation and color crosstalk prevention.

Inventive Principle:
Principle #3Local quality

2Area of stationary object

If capacitor electrodes are positioned close together, then the area is reduced, but coupling capacitance between pixel circuits increases causing color crosstalk

Engineering Contradiction:
Improvedisplay areaVSAvoidcolor crosstalk prevention
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

The capacitor electrodes are arranged in a nested or interlocked pattern where the first, second, and third capacitor electrodes are positioned in relation to each other to maximize isolation. The electrodes are configured to interleave or nest within the pixel structure, achieving effective capacitance isolation while minimizing the overall area occupied by the capacitor structures.

Inventive Principle:
Principle #7Nested doll (Nesting)

Solution Approach 2:

The capacitor electrodes are positioned in multiple spatial dimensions and layers rather than simply increasing horizontal spacing. By utilizing vertical layering and three-dimensional positioning of electrodes at different locations, the design achieves effective capacitance isolation without sacrificing display area, as the isolation is accomplished through spatial arrangement in multiple dimensions.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS20240144883A1Display device
Publication Date: 2024.05.02 SAMSUNG DISPLAY CO LTD
  • US20240144883A1 patent drawing
  • US20240144883A1 patent drawing
  • US20240144883A1 patent drawing

AI summary

A display device comprises a substrate, a first voltage line in a first metal layer on the substrate, a first transistor including a drain electrode in an active layer on the first metal layer and electrically connected to the first voltage line, an active region adjacent to the drain electrode, a source electrode adjacent to the active region, and a gate electrode in a second metal layer on the active layer, and a first capacitor including a first capacitor electrode integrally formed with the gate electrode of the first transistor and having a closed-loop shape, and a second capacitor electrode in the first metal layer and overlapping with the first capacitor electrode.