Closed-Loop Gate Driver Overdrive for H-Bridge Switching Timing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

H bridge drivers face limitations in operating frequency due to dead time, which causes power dissipation and electromagnetic interference (EMI), and existing gate driver circuits often operate under worst-case scenarios without sensing load current variations, leading to inefficiencies.

Innovation Solution

A gate driver circuit configuration that includes current mirrors and transistors to adjust drive current based on load current, allowing for optimized turn-on and turn-off times while minimizing EMI by sensing the load current and adjusting drive current accordingly.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If dead time is inserted to prevent shoot-through conditions, then transistor safety is improved, but operating frequency is limited and power dissipation increases

Engineering Contradiction:
Improvetransistor safetyVSAvoidoperating frequency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The gate driver circuit dynamically adjusts the turn-on and turn-off times of transistors based on real-time conditions, allowing the system to operate with minimal dead time while maintaining safety. The circuit uses feedback mechanisms to adapt switching parameters, enabling higher operating frequencies without compromising transistor protection.

Inventive Principle:
Principle #15Dynamics

2Loss of energy

If transistor turn-on and turn-off times are reduced to decrease power dissipation, then efficiency is improved, but electromagnetic interference increases

Engineering Contradiction:
Improvepower dissipationVSAvoidelectromagnetic interference
Core Design Contradiction:
Loss of energyVSObject-generated harmful factors

Solution Approach 1:

The gate driver circuit dynamically controls the switching transitions, adjusting the rate of change of gate voltage based on the transistor's operating region. This allows for faster switching when EMI is not a concern and controlled, slower transitions when EMI mitigation is needed, thereby reducing power dissipation while maintaining acceptable EMI levels.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The circuit incorporates feedback mechanisms that monitor the transistor's state and adjust the drive current accordingly. This feedback control enables the system to optimize switching speed in real-time, achieving low power dissipation while preventing excessive EMI generation during critical switching events.

Inventive Principle:
Principle #23Feedback

3Reliability

If gate driver circuits operate assuming worst-case scenario without sensing load current, then reliability is maintained, but efficiency decreases due to unnecessary drive current

Engineering Contradiction:
Improveoperation reliabilityVSAvoiddrive current efficiency
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The gate driver circuit incorporates load current sensing that provides feedback to the control logic. This feedback enables the circuit to adapt the drive current to the actual load conditions, delivering sufficient current for reliable switching while avoiding excessive drive current when the load is light, thereby improving overall efficiency.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The circuit dynamically adjusts the drive current based on real-time load conditions rather than operating with fixed worst-case assumptions. The control logic modifies switching parameters and drive strength according to the sensed load current, maintaining reliability across varying conditions while optimizing energy efficiency.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS10819351B1Gate driver circuit with a closed loop overdrive generator
Publication Date: 2020.10.27 TEXAS INSTRUMENTS INC
  • US10819351B1 patent drawing
  • US10819351B1 patent drawing
  • US10819351B1 patent drawing

AI summary

A driver circuit comprises a first transistor coupled to a second transistor, and a third transistor coupled to the first and second transistor and to a first current mirror. An output of the first current mirror is provided to a control input of the second transistor. A second current mirror is coupled to the output of the first current mirror. A first current source, a second current source, and a fourth transistor are coupled to the second current mirror. The second current source is further coupled to a fifth transistor. A sixth transistor is coupled to the fifth transistor and to a third current mirror. In some implementations, the driver circuit is coupled to a low side transistor in an H bridge driver and the second transistor is matched to the low side transistor.