CMOS Metal Contacts With Diffusion Barriers for Low Resistance

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Metal contacts in MOSFETs are thermally unstable due to dopant diffusion and deactivation during high-temperature processing steps, leading to increased resistance and reduced transistor performance.

Innovation Solution

Incorporation of a diffusion barrier layer between the contact metal and the source/drain regions to prevent dopant diffusion and deactivation, using different materials for n-type and p-type contacts to tailor resistance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If metal contacts are used to provide electrically conductive connections to source/drain regions, then electrical connectivity is achieved, but parasitic resistance increases and transistor performance deteriorates

Engineering Contradiction:
Improvetransistor performanceVSAvoidparasitic contact resistance
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

A diffusion barrier layer is introduced as an intermediary between the metal contact and the semiconductor source/drain region. This barrier layer prevents dopant diffusion from the semiconductor into the metal contact during high-temperature processing, thereby maintaining low contact resistance and improving transistor performance without compromising electrical connectivity.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The contact structure is formed as a composite multi-layer system consisting of the metal contact layer, the diffusion barrier layer, and the semiconductor source/drain region. This composite structure combines the electrical conductivity of metal with the dopant-blocking properties of the barrier layer, achieving both low resistance and thermal stability.

Inventive Principle:
Principle #40Composite materials

2Ease of manufacture

If high-temperature processing steps are performed during integrated circuit fabrication, then manufacturing processes are completed, but dopant diffusion occurs and contact resistance increases

Engineering Contradiction:
Improvefabrication process completionVSAvoidcontact thermal stability
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The diffusion barrier layer serves as a thermal processing intermediary that allows high-temperature fabrication steps to be performed while blocking dopant diffusion. This enables complete manufacturing processes without degrading contact quality, as the barrier layer protects the contact interface during subsequent annealing and processing steps.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The diffusion barrier layer is deposited on the source/drain regions before subsequent high-temperature processing steps. This preliminary protective action prevents dopant diffusion and deactivation during later fabrication processes, ensuring contact stability is maintained throughout the manufacturing sequence.

Inventive Principle:
Principle #10Preliminary action

3Productivity

If dopant diffusion is allowed during processing, then manufacturing steps are simplified, but contact resistance increases and transistor performance decreases

Engineering Contradiction:
Improvemanufacturing efficiencyVSAvoiddopant diffusion
Core Design Contradiction:
ProductivityVSObject-affected harmful factors

Solution Approach 1:

The diffusion barrier layer acts as a mediator that enables simplified manufacturing processes without the need for complex dopant diffusion control measures. By providing inherent protection against dopant migration, the barrier layer allows standard processing techniques to be used while maintaining contact quality and preventing performance degradation.

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Reduces parasitic contact resistance, enhances transistor performance, and enables faster processor speeds with scalable contact architectures.

Implementation Method 1

Incorporation of a diffusion barrier layer between the contact metal and the source/drain regions to prevent dopant diffusion and deactivation

Methodology Applied
Scientific EffectDiffusion barrier: Diffusion Barrier

Data Source

PatentUS20250212507A1CMOS metal contacts with dopant diffusion barriers
Publication Date: 2025.06.26 INTEL CORP
  • US20250212507A1 patent drawing
  • US20250212507A1 patent drawing
  • US20250212507A1 patent drawing

AI summary

Contacts to n-type and p-type source/drain regions in complementary metal-oxide semiconductor (CMOS) technologies comprise a diffusion barrier layer positioned between the contact metal and the source/drain regions. The contact metal-diffusion barrier layer pairs used to contact n-type and p-type source/drain regions can comprise different materials. The contact metal layers used in n-type and p-type source/drain contacts can comprise the same or different materials. The presence of diffusion barrier layers can provide for thermally stable low resistance source/drain contacts by inhibiting dopant diffusion from the source/drain regions to the contact metal.