CMOS Pixel Array Threshold Tuning for Control Signal Skew

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Integrated devices used for massively-parallel sample analyses face challenges due to skew in control signals, which affects the uniform collection and detection of fluorescent emissions across large pixel arrays, leading to inefficiencies and inaccuracies in data collection.

Innovation Solution

The integration of techniques such as modulated voltage thresholds, DC bias voltage modulation, and via wall structures to compensate for skew in control signals, ensuring that charge carriers are collected and propagated uniformly across pixels, regardless of signal arrival times.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If control signals are applied uniformly across large pixel arrays, then simultaneous charge carrier transfer is achieved, but signal skew occurs due to varying signal propagation times to different pixels

Engineering Contradiction:
Improveuniformity of charge carrier collectionVSAvoidaccuracy of simultaneous detection
Core Design Contradiction:
Manufacturing precisionVSReliability

Solution Approach 1:

The patent applies local quality by assigning different voltage thresholds to different charge transfer channels based on their position in the pixel array. Pixels closer to the control signal source receive lower voltage thresholds, while pixels farther away receive higher voltage thresholds, compensating for signal propagation delays and achieving uniform charge carrier collection across the array.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent changes the voltage threshold parameter of charge transfer channels to compensate for signal skew. By modulating the voltage thresholds dynamically, the system ensures that charge carriers are transferred simultaneously across all pixels despite varying signal arrival times, thereby maintaining detection accuracy.

Inventive Principle:
Principle #35Parameter changes

2Speed

If DC bias voltages are applied to charge transfer channels, then charge carrier propagation is enhanced, but skew compensation becomes more complex due to varying signal arrival times

Engineering Contradiction:
Improvecharge carrier transfer speedVSAvoidcomplexity of skew compensation
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent modifies the voltage threshold parameter of charge transfer channels to compensate for signal skew. By dynamically adjusting voltage thresholds based on signal propagation characteristics, the system enhances charge carrier transfer speed while maintaining uniformity across the pixel array, without requiring complex external compensation circuits.

Inventive Principle:
Principle #35Parameter changes

3Productivity

If multiple charge storage regions are used per pixel, then parallel analysis capacity is increased, but control signal distribution and synchronization become more difficult

Engineering Contradiction:
Improveparallel sample analysis capacityVSAvoidcomplexity of control signal distribution
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent applies local quality by assigning different voltage thresholds to different charge transfer channels based on their position in the pixel array. Pixels closer to the control signal source receive lower voltage thresholds, while pixels farther away receive higher voltage thresholds, compensating for signal propagation delays and achieving uniform charge carrier collection across the array.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent segments the pixel array into multiple regions with different voltage threshold characteristics. Each region is optimized for its specific position relative to the control signal source, allowing independent optimization of charge transfer timing for each segment while maintaining overall system synchronization.

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enhances the uniformity and accuracy of fluorescent emission detection, allowing for efficient and simultaneous analysis of tens of thousands of samples, improving the operational efficiency and portability of the devices.

Implementation Method 1

a first transfer gate configured to control, according to a control signal, a transfer of charge carriers to the first charge storage region

Methodology Applied
Scientific EffectCharge carrier transfer: Conduction (electrical)

Implementation Method 2

Integrated photodetectors have been developed that produce an electrical signal indicative of the intensity of incident light

Methodology Applied
Scientific EffectPhotodetection: Photoelectric Effect

Data Source

PatentUS12092579B2Integrated sensor with reduced skew
Publication Date: 2024.09.17 QUANTUM SI INC
  • US12092579B2 patent drawing
  • US12092579B2 patent drawing
  • US12092579B2 patent drawing

AI summary

Aspects of the present disclosure relate to techniques for reducing skew in an integrated device, such as a CMOS imaging device. In some aspects, multiple pixels of an integrated circuit may be configured to receive a same control signal and conduct charge carriers responsive to the control signal substantially at the same time. In some aspects, an integrated circuit may have modulated charge transfer channel voltage thresholds, such as by having different charge transfer channel lengths, and/or a doped portion configured to set a voltage threshold for charge transfer. In some aspects, an integrated circuit may have a via structure having a plurality of vias extending between continuous portions of at least two metal layers. In some aspects, an integrated circuit may include a row of pixels and a voltage source configured to provide a voltage to bias a semiconductor substrate of the integrated circuit along the row of pixels.