CMOS Waveguide Formation via Back-End Etching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Integrating optical waveguides into silicon substrates using standard CMOS processes is challenging due to silicon's inability to guide visible light and the complexity of modifying conventional bulk CMOS manufacturing processes, which results in fabrication difficulties and performance limitations such as reduced thermal conductance and increased inductance and capacitance.
Innovation Solution
The development of processes to form dielectric waveguides in silicon substrates without modifying the in-foundry CMOS process flow, involving etching and planarization techniques to create waveguide geometries similar to silicon-on-insulator strip and rib waveguides, allowing for the integration of photonic platforms in bulk-CMOS devices for sensing and chip-to-chip interconnections.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If waveguides are deposited and patterned on top of existing CMOS process layers, then optical waveguides can be integrated into silicon substrates, but fabrication complexity increases and lithography resolution is reduced
Solution Approach 1:
The patent incorporates waveguide formation steps into the standard CMOS fabrication process flow, performing waveguide deposition and patterning during the manufacturing process rather than as a separate post-processing step. This preliminary action integrates optical and electronic device formation simultaneously, reducing overall fabrication complexity while maintaining versatility.
Solution Approach 2:
The patent uses a unified CMOS fabrication process that simultaneously forms both electronic devices (transistors, interconnects) and optical waveguides using the same manufacturing steps and equipment. This multi-functional approach allows a single process flow to produce hybrid electro-optic devices, eliminating the need for separate specialized processing lines.
2Adaptability or versatility
If waveguides are deposited and patterned on top of existing CMOS process layers, then optical waveguides can be integrated into silicon substrates, but lithography resolution is significantly reduced
Solution Approach 1:
The patent performs waveguide patterning at an earlier stage in the CMOS process when the surface is still relatively planar and before subsequent deposition steps create complex topography. This timing allows standard lithography tools to achieve the required pattern resolution without the complications of processing over thick, non-planar dielectric stacks.
Solution Approach 2:
The patent forms waveguides by depositing materials in the lateral plane alongside electronic device formation, rather than attempting to pattern through thick vertical dielectric layers. This approach uses the available lithography resolution in the planar dimension where precision is maintained, avoiding the depth-of-field limitations that would arise from vertical patterning attempts.
3Adaptability or versatility
If thick dielectric layers are deposited on top of the entire electronic chip, then waveguides can be formed, but thermal conductance is degraded and maximum operation temperature is limited
Solution Approach 1:
The patent deposits dielectric materials and forms waveguide structures only in specific localized regions where optical functionality is required, rather than covering the entire chip surface with thick dielectric layers. This localized approach provides the necessary waveguide formation capability while preserving thermal conduction paths in regions where electronics require efficient heat dissipation.
Solution Approach 2:
The patent segments the chip into distinct functional regions: areas with thick dielectric layers for optical waveguide formation and areas with minimal dielectric for high-performance electronics requiring excellent thermal conductance. This spatial segmentation allows each region to be optimized for its specific function without compromising the other.
4Adaptability or versatility
If thick dielectric layers are deposited on top of the entire electronic chip, then waveguides can be formed, but inductance and capacitance of power and signaling paths are increased
Solution Approach 1:
The patent applies thick dielectric layers exclusively in regions where optical waveguides are needed, keeping dielectric thickness minimal in regions containing power and signal interconnects. This localized dielectric deposition eliminates the harmful inductance and capacitance effects in critical electrical paths while still enabling waveguide formation in photonic regions.
Solution Approach 2:
The patent segments the dielectric structure into optically-active regions with thick dielectric layers for waveguide formation and electrically-critical regions with thin dielectric layers for low-inductance, low-capacitance power and signal distribution. This spatial segmentation prevents the thick dielectric from interfering with high-speed electrical signaling while maintaining optical functionality.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
Enables the formation of optical waveguides with minimal post-foundry processing, compatible with conventional CMOS processes, maintaining thermal and electrical properties, and supporting a wide range of photonic applications, including visible light guidance and reduced fabrication costs.
Implementation Method 1
although silicon transmits near-infrared light, it must be surrounded with a low-index material, such as silica (silicon dioxide) or another dielectric, to act as a waveguide
Data Source
AI summary
Conventional approaches to integrating waveguides within standard electronic processes typically involve using a dielectric layer, such as polysilicon, single-crystalline silicon, or silicon nitride, within the in-foundry process or depositing and patterning a dielectric layer in the backend as a post-foundry process. In the present approach, the back-end of the silicon handle is etched away after in-foundry processing to expose voids or trenches defined using standard in-foundry processing (e.g., complementary metal-oxide-semiconductor (CMOS) processing). Depositing dielectric material into a void or trench yields an optical waveguide integrated within the front-end of the wafer. For example, a shallow trench isolation (STI) layer formed in-foundry may serve as a high-resolution patterning waveguide template in a damascene process within the front end of a die or wafer. Filling the trench with a high-index dielectric material yields a waveguide that can guide visible and/or infrared light, depending on the waveguide's dimensions and refractive index contrast.