Column Counter Gating in Binning Mode to Cut CMOS Sensor Power

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional CMOS image sensors with column parallel structures experience unnecessary power consumption and supply voltage drops due to increased counter clock speed during binning mode operations, leading to unstable circuit operations.

Innovation Solution

A counting device and method that generate and use control signals to block or adjust the input and clock of unused columns during binning mode operations, preventing power consumption and maintaining stable circuit operations by selectively transferring pixel signals and counter clocks based on column usage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If counter array operation is simultaneously performed during binning mode regardless of column status, then binning operation can be completed, but unnecessary power is consumed from unused columns

Engineering Contradiction:
Improvebinning operation speedVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The counter array is segmented into used columns and unused columns. During binning mode, only the counters corresponding to used columns are activated, while counters for unused columns are deactivated. This segmentation allows the system to maintain binning operation productivity while eliminating power consumption from unused columns.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The counter activation state is dynamically adjusted based on the binning mode requirements. The system transitions between different operational states (full counter array active vs. selected columns active) depending on which columns are needed for the current binning operation, optimizing power consumption while maintaining operational speed.

Inventive Principle:
Principle #15Dynamics

2Productivity

If counter clock speed is increased during 2×2 or 3×3 binning mode operation, then counting operation can be completed, but supply voltage drops as much as I2×R causing unstable circuit operation

Engineering Contradiction:
Improvecounting operation speedVSAvoidcircuit operation stability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The counter array is segmented into used columns and unused columns. During binning mode, only the counters corresponding to used columns are activated, while counters for unused columns are deactivated. This segmentation allows the system to maintain binning operation productivity while eliminating power consumption from unused columns.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The counter activation state is dynamically adjusted based on the binning mode requirements. The system transitions between different operational states (full counter array active vs. selected columns active) depending on which columns are needed for the current binning operation, optimizing power consumption while maintaining operational speed.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS9473717B2Counting device for reducing power consumption in binning mode and method therefor
Publication Date: 2016.10.18 SK HYNIX INC
  • US9473717B2 patent drawing
  • US9473717B2 patent drawing
  • US9473717B2 patent drawing

AI summary

A counting device includes a control unit suitable for generating a control signal including a first control signal and a second control signal, a first operation unit suitable for performing a logic operation for pixel signals of a pixel array and a control signal, wherein pixel signals of used column in the pixel array are transferred by using the first control signal, and pixel signals of unused column in the pixel array are blocked by using the second control signal during a binning mode operation, a second operation unit suitable for performing a logic operation for a counter clock and an output signal of the first operation unit, and a counting unit suitable for counting an output signal of the second operation unit.