Combined Memory Storage Tiering Architecture

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current data storage systems lack flexibility in determining the optimal storage location for data across different memory and storage tiers, as each application program has unique throughput, bandwidth, and capacity requirements, leading to a need for customizable tiering solutions.

Innovation Solution

Implementing a combined memory and storage tiering architecture that allows users to specify data placement across multiple tiers on both host computing devices and storage arrays, enabling flexible data management and automatic tiering based on service levels.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If traditional storage tiering techniques are used, then data is stored on storage arrays, but the system lacks flexibility to accommodate different application throughput, bandwidth and capacity requirements

Engineering Contradiction:
Improveflexibility in data placementVSAvoidtiering solution complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent combines memory tiering and storage tiering into a unified end-to-end tiering architecture. The memory tiering layer on the host and storage tiering layer on the storage array are merged into a single coordinated system, allowing data to be placed optimally across both memory and storage resources based on application requirements for throughput, bandwidth, and capacity.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The tiering architecture is designed to serve multiple functions simultaneously - it can accommodate different application requirements for throughput, bandwidth, and capacity through a single unified system. The system provides universal data placement capabilities that work across various application types without requiring separate tiering solutions for each application.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Speed

If memory tiering is implemented on host computing devices, then data access speed improves, but system complexity increases

Engineering Contradiction:
Improvedata access speedVSAvoidmemory tier architecture complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent introduces a memory tiering layer that acts as an intermediary between the application and the underlying storage resources. This intermediate layer manages data placement across different memory tiers on the host computing device, providing fast data access through intelligent caching and data movement while abstracting the complexity from the application layer.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The memory tiering architecture segments memory resources into multiple tiers on the host computing device, allowing different types of memory to be organized into hierarchical levels. This segmentation enables optimized data access speeds by placing frequently accessed data in faster memory tiers while managing the complexity through structured organization.

Inventive Principle:
Principle #1Segmentation

3Quantity of substance

If storage tiering is implemented on storage arrays, then data capacity is optimized, but operational complexity increases

Engineering Contradiction:
Improvedata storage capacityVSAvoidstorage tier architecture complexity
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The storage tiering layer acts as an intermediary between the memory tiering layer and physical storage resources. It manages data placement across different storage tiers on the storage array, optimizing data capacity utilization while abstracting the complexity of tiered storage management. The intermediary layer coordinates with the memory tiering system to provide unified end-to-end data placement.

Inventive Principle:
Principle #24Intermediary (Mediator)

4Productivity

If application-specific tiering solutions are developed, then throughput and bandwidth requirements are met, but the solution cannot accommodate every application program

Engineering Contradiction:
Improveapplication throughputVSAvoidapplicability to different programs
Core Design Contradiction:
ProductivityVSAdaptability or versatility

Solution Approach 1:

The unified memory and storage tiering architecture provides universal data placement capabilities that can accommodate different application requirements for throughput, bandwidth, and capacity through a single system. The architecture is designed to be application-agnostic while optimizing performance for various workloads through intelligent data placement across the tiered structure.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS9189387B1Combined memory and storage tiering
Publication Date: 2015.11.17 EMC IP HLDG CO LLC
  • US9189387B1 patent drawing
  • US9189387B1 patent drawing
  • US9189387B1 patent drawing

AI summary

Techniques for combined memory and storage tiering. For example, in one example, a method for managing placement of data in a data memory and storage system environment including at least one host computing device and at least one storage array includes the following steps. A memory and storage tier architecture is maintained across the data memory and storage system environment including one or more tiers resident on the host computing device and one or more tiers resident on the storage array. A user is enabled to: (i) specify on which of the one or more tiers resident on the host computing device and the one or more tiers resident on the storage array to store data associated with the execution of an application program; and/or (ii) specify a level of service by which the system automatically manages which of the one or more tiers resident on the host computing device and the one or more tiers resident on the storage array to store data associated with the execution of the application program.