Command-Template Packet Engine for 5G Latency Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current network communication systems face high latency and power consumption issues due to the need for multiple packet processing engines when implementing protocols like IPSec and DTLS, which are critical for securing 5G networks and satellite communications, especially in constrained environments such as low-earth orbit satellites.
Innovation Solution
A command-template based mechanism that uses a single packet engine with pre-determined templates to perform packet modifications, reducing the number of arithmetic logic units (ALUs) and circuitry area, thereby lowering latency and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If multiple packet processing engines are used to implement IPSec and DTLS protocols, then packet modification capability is improved, but latency increases
Solution Approach 1:
The patent merges multiple packet processing engines into a single engine that can execute different command templates. Instead of having separate hardware engines for IPSec, DTLS, and other protocols, a single engine dynamically loads and executes appropriate command templates based on the protocol requirements, thereby reducing the number of concurrent engines needed while maintaining full protocol support capability.
Solution Approach 2:
The patent introduces dynamic command templates that can be loaded, executed, and unloaded based on real-time protocol requirements. The single packet processing engine dynamically switches between different command templates for different protocols (IPSec, DTLS, etc.), providing adaptability without requiring multiple static hardware engines. This dynamic approach reduces hardware overhead and latency.
2Productivity
If multiple packet processing engines are deployed in parallel, then throughput is improved, but power consumption increases
Solution Approach 1:
The patent combines the functionality of multiple parallel packet processing engines into a single engine that processes packets sequentially or with minimal parallelism. By consolidating multiple engine instances into one, the system maintains throughput capability while dramatically reducing power consumption, as fewer engine instances are actively consuming power simultaneously.
Solution Approach 2:
The single packet processing engine operates in periodic cycles, loading and executing command templates as needed. Instead of maintaining multiple engines in continuous operation, the single engine activates and deactivates processing cycles based on traffic demands, reducing average power consumption while maintaining required throughput through efficient utilization of the single engine.
3Adaptability or versatility
If multiple packet processing engines are used, then protocol support versatility is improved, but device complexity increases
Solution Approach 1:
The patent creates a universal packet processing engine that can handle multiple protocols (IPSec, DTLS, and others) through a single multi-functional architecture. The engine loads different command templates corresponding to different protocols, making one engine perform the work of multiple protocol-specific engines. This universality reduces device complexity by eliminating redundant engine instances while maintaining comprehensive protocol support.
Solution Approach 2:
The patent employs dynamic command templates that allow a single static engine to perform multiple protocol functions. The engine's behavior dynamically changes based on which command template is loaded and executed, enabling one engine to adapt to different protocol requirements without requiring multiple dedicated hardware engines. This dynamic reconfigurability reduces device complexity significantly.
Data Source
AI summary
Various approaches for the packet processing, and the use of templates for generating modification commands for packet processing, are discussed herein. In an example, operations performed by network packet processing circuitry include: obtaining a stream of packets; obtaining a packet modification template that provides at least one command to insert content within the packets and change the packets according to an output format of a network protocol; receiving parameters to modify the packet modification template; and applying the packet modification template to modify the packets. In further examples, application of the packet modification template is performed using multiple processing components arranged in parallel groups of serial pipelines, each of the serial pipelines applying a portion of the packet modification template within at least a first stage and a second stage in each of the serial pipelines.