Communication-Terminal Power Circuit for Pinless Chip Supply
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional chips require a dedicated power supply pin, which occupies a large area and increases cost.
Innovation Solution
A circuit utilizing a diode, PMOS transistors, and a voltage comparator, along with an energy storage capacitor, generates a supply voltage from a chip communication terminal, allowing the chip to track the communication terminal's high level and supply power continuously using an energy storage capacitor.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a dedicated power supply pin and supply circuit are used, then the chip can receive power, but the chip area and cost increase
Solution Approach 1:
The communication terminal DATA is designed to serve dual purposes: both data communication and power supply. By detecting voltage changes at the communication terminal, the circuit generates supply voltage without requiring a dedicated power pin, thus achieving multi-functionality and reducing chip area while maintaining power supply reliability
Solution Approach 2:
The patent combines the power supply function with the existing communication terminal. The communication terminal DATA and the power generation circuit are merged into a single integrated system, eliminating the need for separate power pins and supply circuits, thereby reducing chip area and component count
2Reliability
If a dedicated power supply pin and supply circuit are used, then the chip can receive power, but the manufacturing cost increases
Solution Approach 1:
The communication terminal is designed to perform both communication and power supply functions simultaneously. This multi-functionality reduces the number of required components and pins, leading to lower manufacturing costs while ensuring reliable power supply through voltage detection and energy storage capacitor mechanisms
Solution Approach 2:
The patent extracts the power supply function from the dedicated power pin and integrates it into the communication terminal. By removing the separate power supply circuit components and utilizing only essential elements like the energy storage capacitor and voltage detection circuit, manufacturing complexity and cost are reduced
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution reduces the chip's area and cost by eliminating the need for a power pin and supply circuit, ensuring continuous power supply through the communication terminal.
Implementation Method 1
with the voltage comparator C1 for detecting changes of voltages at the chip communication terminal DATA and the chip power terminal VCC
Implementation Method 2
an energy storage capacitor CAP internally provided in the chip or externally attached to the chip... the energy storage capacitor CAP supplies the power
Implementation Method 3
the chip power terminal VCC can track a high level of the chip communication terminal DATA. In response to a low level of the chip communication terminal DATA, a path between the chip power terminal VCC and the chip communication terminal DATA is cut off
Data Source
AI summary
Provided are a circuit for generating a supply voltage from a chip communication terminal and a chip. The circuit includes electronic components provided in a chip and an energy storage capacitor (CAP) provided in the chip or externally attached to the chip. The electronic components include a diode, first P-channel metal-oxide-semiconductor (PMOS) transistor, and voltage comparator; an anode of the diode, a drain of the first PMOS transistor, and a negative input terminal of the voltage comparator are connected to a chip communication terminal; a cathode of the diode, a source and substrate of the first PMOS transistor, and a positive input terminal of the voltage comparator are connected to a chip power terminal; a gate of the first PMOS transistor is connected to an output terminal of the voltage comparator; and the CAP includes one terminal connected to the chip power terminal, and the other terminal grounded.