Comparator First-Stage Clamp for Low-Swing Image Sensor ADCs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Image sensors face challenges in efficiently converting analog image signals to digital values due to voltage swing issues in comparator circuits, leading to suboptimal performance and increased power consumption.

Innovation Solution

Incorporating a clamp circuit in the comparator to limit the voltage swing of the output signal, specifically using a p channel diode-connected transistor clamp device to minimize voltage fluctuations and reduce h-banding, thereby improving the power rail stability and efficiency of the analog to digital conversion process.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If the comparator circuit allows large voltage swing in the first stage output, then the dynamic range is improved, but h-banding occurs and power consumption increases

Engineering Contradiction:
Improvedynamic rangeVSAvoidh-banding
Core Design Contradiction:
Measurement precisionVSObject-generated harmful factors

Solution Approach 1:

A clamp circuit is introduced as an intermediary component between the first stage output and the second stage input. This clamp circuit, comprising a clamp transistor and clamp capacitor, acts as a mediator that limits the voltage swing to an optimal range, preventing h-banding while maintaining sufficient dynamic range for accurate conversion.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If the comparator circuit allows large voltage swing in the first stage output, then the signal amplitude is improved, but power consumption increases

Engineering Contradiction:
Improvesignal amplitudeVSAvoidpower consumption
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

The clamp circuit dynamically controls the voltage swing parameters of the first stage output. By adjusting the clamp voltage level through the clamp transistor and capacitor, the circuit maintains an optimal voltage range that provides sufficient signal amplitude for the second stage while reducing excessive swings that would increase power consumption in the current sources.

Inventive Principle:
Principle #35Parameter changes

3Speed

If the comparator circuit operates without voltage swing limitation, then the conversion speed is improved, but output voltage stability deteriorates

Engineering Contradiction:
Improveconversion speedVSAvoidoutput voltage stability
Core Design Contradiction:
SpeedVSStability of the object's composition

Solution Approach 1:

The clamp circuit is configured to become active at specific thresholds before excessive voltage swings occur. The clamp transistor and capacitor are pre-biased to engage when the first stage output reaches predetermined voltage levels, preliminarily preventing voltage instability before it can affect the second stage and final output stability.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11381771B1Comparator first stage clamp
Publication Date: 2022.07.05 OMNIVISION TECHNOLOGIES INC
  • US11381771B1 patent drawing
  • US11381771B1 patent drawing
  • US11381771B1 patent drawing

AI summary

A comparator includes a first stage including a first output to generate a first output signal that transitions between an upper and lower voltage level in response to a comparison of first and second inputs of the first stage. A second stage includes an input coupled to receive the first output signal from the first output of the first stage, and a second output configured to generate a second output signal in response to the first output signal. A clamp circuit includes a first node and a second node. The first node is coupled to the first output of the first stage and the second node is coupled to a supply voltage. The clamp circuit is configured to clamp a voltage difference between the first node and the second node to clamp a voltage swing of the first output signal.