Comparator Counter Circuit for Overlapping Pulse Counting
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Photon counting detectors exhibit nonlinear responses to incident x-ray flux due to the random nature of photon arrival times, leading to ambiguous count-rate mappings and non-ideal artefacts such as charge loss and noise, particularly in paralyzable models.
Innovation Solution
A method for operating a circuit arrangement that employs multiple comparators and counters to accurately detect voltage pulses by comparing input voltage levels to predefined voltage levels, incrementing counters based on specific conditions, and using a pile-up comparator to account for overlapping pulses, thereby improving accuracy and enabling non-paralyzable count rate responses.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If multiple comparators and counters are used to detect voltage pulses, then measurement precision is improved, but device complexity increases
Solution Approach 1:
The circuit arrangement is segmented into multiple independent comparator units, each responsible for detecting voltage pulses above a specific threshold level. Each comparator unit includes its own counter, creating modular detection channels that can be independently configured. This segmentation allows the system to achieve high measurement precision through multi-level threshold detection while maintaining manageable complexity through standardized modular units.
2Stability of the object's composition
If time-variant response is implemented to achieve non-paralyzable behavior, then monotonic response is improved, but additional non-ideal artefacts such as charge loss and noise increase
Solution Approach 1:
The circuit arrangement performs preliminary detection of voltage pulse characteristics by comparing input voltage levels against predefined threshold levels before final counting occurs. The multiple comparators evaluate the input signal against different voltage thresholds in advance, allowing the system to establish monotonic response behavior through predetermined threshold comparisons rather than requiring complex time-variant adjustments during signal processing, thereby avoiding charge loss and noise artifacts.
Data Source
AI summary
A circuit arrangement and method for operating such is provided. The method includes receiving a voltage signal with a voltage level (IVL) by first and second comparators, comparing the IVL to a first voltage level (FVL), comparing the IVL to a second voltage level (SVL), incrementing a first counter assigned to the first comparator once the IVL is higher than the FVL, incrementing the first counter again after the IVL being lower and higher again than the FVL, incrementing a second counter assigned to the second comparator once the IVL is higher than the SVL, incrementing the second counter again after the IVL being lower and higher again than the SVL, and incrementing the first counter again once the second counter was incremented twice without the first counter being incremented in between, wherein the absolute value of the FVL is lower than the absolute value of the SVL.