Two-Stage Comparator Circuit for Faster Voltage Switching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional comparator architectures are unable to switch quickly, resulting in a delay of approximately four hundred picoseconds for the output to change from logic-0 to logic-1 in response to a voltage change, which hampers the effectiveness of power management systems in maintaining optimal supply voltage levels.
Innovation Solution
The proposed solution involves a comparator architecture with a high-gain stage and an inverter stage, where the inverter stage assists the high-gain stage by providing or draining current, and includes a resistor to enhance the speed of voltage changes, reducing the delay to less than one hundred picoseconds.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If conventional comparator architecture is used, then the circuit is simple, but the switching speed is slow with a delay of approximately four hundred picoseconds
Solution Approach 1:
The comparator is divided into two distinct stages: a high-gain stage that amplifies voltage differences and an inverter stage that provides current boosting. This segmentation allows each stage to be optimized for its specific function, with the inverter stage specifically designed to reduce switching delay by providing additional current to the high-gain node.
Solution Approach 2:
The inverter stage acts as an intermediary between the high-gain stage and the output, providing current boosting to accelerate the switching transition. The inverter transistor pair mediates the signal transition by providing the necessary current to charge and discharge the high-gain node capacitance rapidly.
2Loss of time
If the comparator switching speed is increased to reduce delay, then the response time decreases, but the circuit complexity increases
Solution Approach 1:
The inverter stage is pre-configured and biased to be ready to provide current boosting when needed. The circuit is designed so that the inverter transistors are positioned and biased to immediately respond to voltage changes at the high-gain node, providing preliminary current assistance that accelerates the switching transition before the full output transition occurs.
3Productivity
If conventional comparator architecture is used, then the circuit is easy to manufacture, but the processor speed and performance are limited due to slow voltage monitoring response
Solution Approach 1:
The comparator is divided into two distinct stages: a high-gain stage that amplifies voltage differences and an inverter stage that provides current boosting. This segmentation allows each stage to be optimized for its specific function, with the inverter stage specifically designed to reduce switching delay by providing additional current to the high-gain node.
Solution Approach 2:
The circuit changes the current parameter at the high-gain node by introducing the inverter stage. The inverter transistors dynamically adjust the current available for charging and discharging the high-gain node capacitance, thereby changing the effective switching speed parameter without requiring proportional changes in other circuit parameters.
Data Source
AI summary
A system is disclosed. The system includes a first stage configured to receive VIN and VREF, the first stage including an input transistor pair, wherein the input voltage is coupled to the input transistor pair, the input transistor pair is coupled to ground, and the input transistor pair includes at a common drain a high-gain node having a voltage VHGN. The system further include a second stage coupled to the high-gain node and configured to generate VOUT based on a difference between VIN and VREF, the second stage comprising a resistor and an inverter transistor pair, wherein the gates of the inverter transistor pair are coupled to the high-gain node of the first stage and the resistor couples the high-gain node of first stage to a common drain of the inverter transistor pair and is configured to provide and/or draw current to and/or from the high-gain node of first stage.