High-Speed Comparator Background Offset Calibration Without Bandwidth Loss

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-speed comparators in analog-to-digital converters (ADCs) and digital-to-analog converters (DACs) face challenges due to offset voltage variations caused by random element mismatch, which conventional auto-zero techniques attempt to address by increasing preamplifier gain, but this reduces the tracking bandwidth.

Innovation Solution

A calibration system that includes an analog circuit, a switching circuit, state control logic, and an offset correction circuit, which alternates between a calibration phase and a comparison phase to disconnect the analog circuit from the preamplifier stage, apply a common mode reference, and adjust the decision latch's threshold voltage based on the history of states to reduce offset without increasing preamplifier gain.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If conventional auto-zero techniques increase preamplifier gain to reduce comparator offset variation, then offset cancellation is improved, but tracking bandwidth is reduced

Engineering Contradiction:
Improveoffset cancellationVSAvoidtracking bandwidth
Core Design Contradiction:
Measurement precisionVSSpeed

Solution Approach 1:

The patent segments the offset cancellation function into two independent parts: (1) preamplifier offset cancellation through auto-zero technique, and (2) latch offset cancellation through background calibration. This segmentation allows each part to be optimized independently, so the preamplifier gain can be kept moderate while still achieving overall offset cancellation through the additional latch calibration stage.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent performs latch offset calibration in advance during background operation, before the comparator is needed for signal comparison. The calibration phase measures and stores the latch offset value, which is then used to compensate for latch offset during normal operation. This preliminary action eliminates the need to increase preamplifier gain, preserving tracking bandwidth.

Inventive Principle:
Principle #10Preliminary action

2Speed

If small device areas are employed in high-speed circuits, then speed is improved, but element mismatch increases causing offset voltage variations

Engineering Contradiction:
Improvecomparator speedVSAvoidoffset voltage stability
Core Design Contradiction:
SpeedVSMeasurement precision

Solution Approach 1:

The patent implements background calibration that operates automatically during normal converter operation, using the converter's own resources (power, signal paths) to perform self-calibration. The calibration circuit measures the actual latch offset and generates compensation values without requiring external calibration equipment or stopping normal operation, allowing high-speed circuits to maintain precision through continuous self-correction.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The patent establishes a feedback loop where the comparator's own output is used to detect offset errors, which are then fed back to adjust the decision threshold. The calibration circuit monitors the comparator output during calibration phases and uses this feedback information to generate appropriate offset compensation voltages, creating a closed-loop system that automatically corrects mismatch-induced offset variations.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS11888492B2Background offset calibration of a high-speed analog signal comparator
Publication Date: 2024.01.30 CIRRUS LOGIC INC
  • US11888492B2 patent drawing
  • US11888492B2 patent drawing
  • US11888492B2 patent drawing

AI summary

A background offset calibration system for an analog signal comparator provides low offset without compromising tracking bandwidth. The comparator includes a preamplifier and a decision latch. A switching selectively couples outputs of an analog circuit to the inputs of the preamplifier stage. A state control logic alternatively operates the system in a first phase in which the analog circuit acquires an input signal while the comparator is calibrated, and a second phase in which a comparison is performed by the comparator. In the first phase, the switching circuit disconnects the outputs of the analog circuit from the preamplifier stage and applies a common mode reference to the inputs of the preamplifier. An offset correction circuit determines correction changes from a history of states of the decision latch across multiple sampling cycles. The offset correction circuit adjusts a threshold voltage of the decision latch by applying the correction changes.