Composite Low-k Dielectric Structure for Patterning Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current low-k dielectric materials used in semiconductor manufacturing lack ideal hardness and strength, leading to unbalanced stresses during patterning processes that cause deformation and critical dimension mismatch issues, affecting the integrity of interconnects.
Innovation Solution
A multi-layer structure comprising a first porous dielectric layer with a low dielectric constant, an insert layer with higher hardness and K-value for additional structural support, and a second dielectric layer, where the insert layer helps mitigate stress and maintain shape integrity during patterning.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If low-k dielectric materials are used to reduce RC delay, then signal propagation performance is improved, but material hardness and strength deteriorate
Solution Approach 1:
The patent employs a multi-layer composite dielectric structure combining low-k porous material with higher-k denser material layers. This composite approach allows the system to achieve both low RC delay (through the low-k layer) and adequate mechanical strength (through the higher-k layer), resolving the contradiction between electrical performance and mechanical properties.
2Reliability
If low-k dielectric materials are used to reduce parasitic capacitance, then RC delay is reduced, but structural stability during patterning deteriorates
Solution Approach 1:
The multi-layer composite structure provides both low RC delay and structural stability during patterning. The higher-k denser layer acts as a structural support that prevents deformation, while the low-k porous layer maintains low parasitic capacitance.
Solution Approach 2:
Different regions of the dielectric structure have different properties: the low-k porous region provides low capacitance where needed for signal performance, while the higher-k denser regions provide structural support and stability during manufacturing processes, particularly in areas subject to patterning stresses.
3Reliability
If porous dielectric layers are used to achieve low k-value, then parasitic capacitance is reduced, but resistance to deformation deteriorates
Solution Approach 1:
The patent combines porous low-k material with denser higher-k material in a multi-layer configuration. The porous layer reduces parasitic capacitance while the denser layer provides resistance to deformation, allowing both requirements to be met simultaneously.
Data Source
AI summary
A device, structure, and method are provided whereby an insert layer is utilized to provide additional support for weaker and softer dielectric layer. The insert layer may be applied between two weaker dielectric layers or the insert layer may be used with a single layer of dielectric material. Once formed, trenches and vias are formed within the composite layers, and the insert layer will help to provide support that will limit or eliminate undesired bending or other structural motions that could hamper subsequent process steps, such as filling the trenches and vias with conductive material.