Compressed Configuration Data Storage in Multi-Core Fuse Arrays

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As device complexity increases, especially with multi-core devices, the need for configuration data storage on a single die becomes a challenge due to real estate and power constraints, and existing fuse array mechanisms are inadequate in storing and providing sufficient configuration data efficiently.

Innovation Solution

The implementation of a system that compresses and decompresses configuration data for a multi-core device using a single programmable fuse array, allowing for more efficient use of space and power, and enabling significant increases in cache correction and fuse reprogramming capabilities.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a fuse array is used to store configuration data for each core in a multi-core device, then configuration data can be stored on-die, but the real estate required on the die increases proportionally with the number of cores

Engineering Contradiction:
Improveconfiguration data storageVSAvoiddie real estate
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent merges the configuration data storage for multiple cores into a single shared fuse array instead of having separate fuse arrays for each core. This consolidation reduces the total die area required while still providing configuration capabilities for all cores through a unified storage structure.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent uses a single fuse array to store configuration data that can be copied or distributed to multiple cores. Rather than having physical copies of fuse arrays for each core, the system stores the configuration data once and makes it available to multiple cores through sharing mechanisms.

Inventive Principle:
Principle #26Copying

2Quantity of substance

If the fuse array size is increased to store more configuration data, then more configuration information can be stored, but the power consumption increases

Engineering Contradiction:
Improveconfiguration data capacityVSAvoidpower consumption
Core Design Contradiction:
Quantity of substanceVSUse of energy by stationary object

Solution Approach 1:

By merging multiple fuse arrays into a single shared fuse array, the patent reduces the total power consumption while maintaining the capacity to store configuration data for multiple cores. The unified structure eliminates redundant power consumption associated with multiple separate arrays.

Inventive Principle:
Principle #5Merging (Combining)

3Quantity of substance

If a large fuse array is fabricated to store configuration data for complex devices, then sufficient configuration data can be stored, but the manufacturing complexity and cost increase

Engineering Contradiction:
Improveconfiguration data capacityVSAvoidfabrication complexity
Core Design Contradiction:
Quantity of substanceVSEase of manufacture

Solution Approach 1:

The patent simplifies manufacturing by consolidating multiple fuse arrays into a single shared structure. This merger reduces fabrication complexity and makes the manufacturing process more straightforward while still providing adequate configuration storage capacity for complex multi-core devices.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentEP2840509B1Apparatus and method for storage and decompression of configuration data
Publication Date: 2022.04.06 VIA TECH INC
  • EP2840509B1 patent drawingFigure 1
  • EP2840509B1 patent drawingFigure 2
  • EP2840509B1 patent drawingFigure 3

AI summary

An apparatus includes a plurality of cores and a fuse array. The plurality of cores is disposed on a die. The fuse array is disposed on the die and is coupled to each of the plurality of cores, where the fuse array includes a plurality of semiconductor fuses that are programmed with compressed configuration data for the each of the plurality of cores, and where the each of the plurality of cores accesses and decompresses all of the compressed configuration data upon power-up/reset, for initialization of elements within the each of the plurality of cores.