Compressed LRAID Memory Interconnect Without Extra Parity Die
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory solutions, particularly in LRAID configurations, face challenges in efficiently implementing reliability, availability, and serviceability (RAS) capabilities, especially in large-scale data storage environments, where bandwidth utilization and error detection/correction are critical.
Innovation Solution
Implementing a CXL-compliant memory system with integrated data compression and LRAID architecture that eliminates the need for an additional memory device to store parity data, utilizing a LRAID8+1 configuration with compression, which includes a compression engine to optimize data storage and error correction mechanisms like ECC/CRC and LRAID circuitry for enhanced RAS capabilities.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional LRAID configuration is used to store parity data, then error detection and correction capabilities are improved, but additional memory devices are required increasing device complexity and cost
Solution Approach 1:
The patent combines data and parity storage into the same memory device by implementing LRAID configuration within a single device. The parity data is stored in association with the corresponding data blocks in the same device, eliminating the need for separate memory devices while maintaining error detection and correction capabilities.
Solution Approach 2:
The memory device is designed to perform multiple functions: storing both data and parity information, performing compression operations, and executing error detection and correction. This multi-functionality allows a single device to replace what would traditionally require multiple specialized devices.
2Productivity
If data compression is implemented in LRAID, then storage efficiency is improved, but processing complexity increases
Solution Approach 1:
The compression engine performs compression operations on data blocks before they are stored in the LRAID configuration. By preprocessing the data through compression, the system reduces the volume of data that needs to be stored and transmitted, improving overall storage efficiency while managing complexity through staged processing.
3Productivity
If LRAID8+1 configuration with compression is used, then bandwidth utilization is improved, but implementation complexity increases
Solution Approach 1:
The system segments data into blocks and organizes them in an LRAID8+1 configuration where data blocks are distributed across multiple regions within the same device. This segmentation allows for efficient parallel processing and improved bandwidth utilization while keeping the implementation contained within a single device architecture.
Data Source
AI summary
Provided is a device that includes an interface operatively coupled to a locked redundant array of independent disks including M (M>1) memory dice, the M memory dice stores stripes of data, and each stripe spanning over the M memory dice; and control circuitry that performs data compression on data to generate compressed data; stores the compressed data in the stripes; generates parity data of each stripe; determines, for each stripe, memory dice required to store the compressed data; determines, for each stripe, whether the memory dice required to store the compressed data in each stripe is N memory dice or less; where N is an integer less than M; and determines, for each stripe, which stripes will store the parity data of a respective stripe based on the determination of whether the memory dice required to store the compressed data in the respective stripe is N memory dice or less.