Configurable ACS Circuit for Flexible Trellis Decoding
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current baseband signal processing in advanced wireless communication systems, such as 3G mobile radio systems, faces challenges in achieving efficient power consumption, surface area, and data throughput due to the complexity of trellis-based decoding methods, particularly in implementing flexible channel coding and decoding methods using common hardware.
Innovation Solution
A configurable computation circuit for trellis-based algorithms that performs add compare select (ACS) operations and extends to calculate branch metrics, allowing for multiple computation operations and flexible data paths, reducing chip surface area and power losses compared to dedicated hardware solutions.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If dedicated hardware is used for trellis-based decoding, then data throughput rate is improved, but adaptability deteriorates
Solution Approach 1:
The patent implements a universal decoding circuit that can perform multiple trellis-based algorithms (Viterbi, MAP, SOVA) using the same hardware structure. The circuit uses configurable parameters and a unified ACS operation core that can be adapted through parameter settings rather than hardware changes, enabling one hardware platform to support various channel coding methods while maintaining high data throughput rate.
2Adaptability or versatility
If purely software-based solutions are used, then adaptability is improved, but power consumption increases and data throughput rate deteriorates
Solution Approach 1:
The patent replaces software-based processing with a dedicated hardware circuit implementation that performs trellis-based decoding operations. The ACS operation circuit uses hardware adders, comparators, and multiplexers to execute decoding algorithms directly in hardware, significantly reducing power consumption and increasing data throughput rate compared to software solutions while maintaining adaptability through configurable parameters.
3Adaptability or versatility
If purely software-based solutions are used, then adaptability is improved, but data throughput rate deteriorates
Solution Approach 1:
The patent implements a hardware circuit that substitutes software-based decoding with dedicated electronic processing. The circuit uses parallel adder structures, comparator units, and multiplexers to perform ACS operations in hardware, achieving high data throughput rate by eliminating software interpretation overhead and enabling simultaneous processing of multiple decoding paths.
Solution Approach 2:
The decoding circuit is segmented into functional units (adder operation elements, compare operation elements, select operation elements) that can operate independently and in parallel. This segmentation allows the hardware to process multiple decoding paths simultaneously, significantly increasing data throughput rate while maintaining the ability to handle different algorithms through configuration.
4Adaptability or versatility
If flexible hardware implementation is used, then adaptability is improved, but device complexity increases
Solution Approach 1:
The patent employs a universal ACS operation circuit that serves multiple decoding algorithms (Viterbi, MAP, SOVA) through parameter configuration rather than separate hardware implementations. The circuit uses a standardized structure with configurable parameters that can be set to implement different algorithms, reducing device complexity by avoiding redundant hardware for each algorithm while maintaining full adaptability.
Data Source
AI summary
A circuit is disclosed that is designed to carry out add compare select operations for determination of state metrics. The circuit is also designed to carry out a computation operation which goes beyond an add compare select operation for state metric determination, wherein the circuit is either configurable for this purpose and/or has an output for emitting at least one circuit-internal variable which goes beyond the output variable from the add compare select operation.


