Configurable Arithmetic Block for Flexible DSP Word Sizes
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional programmable logic devices (PLDs) are inefficient in implementing arithmetic operations for digital signal processing (DSP) applications, with high costs, power consumption, and low density due to inefficient bit-oriented interconnect patterns, lack of support for arbitrary word sizes, and inefficient hardware resource allocation.
Innovation Solution
A configurable arithmetic block is introduced, comprising registers, multiplexers, and arithmetic function elements, optimized for DSP operations, which supports various word sizes and reduces interconnect complexity, enabling efficient implementation of arithmetic functions and improving density and frequency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If conventional PLDs use bit-oriented interconnect patterns to implement arithmetic operations, then device complexity is reduced, but productivity and performance are significantly degraded
Solution Approach 1:
The arithmetic block is segmented into multiple functional units including a first plurality of registers, a second plurality of registers, an arithmetic function circuit with multiple arithmetic function elements, and multiple multiplexers. This segmentation allows each component to be optimized for specific arithmetic operations while maintaining overall system performance.
Solution Approach 2:
The arithmetic block employs configurable registers and multiplexers that can be dynamically programmed to support different word sizes and arithmetic operations. This dynamic reconfigurability allows the same hardware structure to adapt to various computational requirements, improving productivity without increasing physical complexity.
2Device complexity
If conventional PLDs support only fixed word sizes, then device complexity is minimized, but adaptability for arbitrary word sizes is lost
Solution Approach 1:
The arithmetic block is designed as a universal structure that can handle multiple word sizes (e.g., 8-bit, 16-bit, 32-bit, 64-bit) using the same hardware components. The configurable registers and multiplexers enable the block to adapt to different word sizes without requiring separate dedicated circuits for each size, thus maintaining simplicity while achieving versatility.
Solution Approach 2:
The block allows dynamic changing of operational parameters such as word size through configuration controls. By modifying the configuration of registers and multiplexers, the same physical structure can be reconfigured to support different word sizes, achieving adaptability without increasing device complexity.
3Manufacturing precision
If conventional PLDs use heterogeneous blocks for multipliers and dedicated DSP blocks, then manufacturing precision is improved, but ease of operation and optimization difficulty increase
Solution Approach 1:
The patent merges previously separate functional elements (registers, arithmetic logic units, multiplexers) into a unified configurable arithmetic block. This consolidation maintains manufacturing precision through dedicated arithmetic function elements while simplifying ease of operation by providing a homogeneous, uniformly controllable structure that requires less complex mapping and partitioning software.
4Reliability
If conventional PLDs optimize for minimum frequency operations, then reliability is ensured, but productivity and throughput are reduced
Solution Approach 1:
The configurable arithmetic block can be dynamically programmed to optimize for different operational modes. The same hardware structure can be configured to prioritize either reliability (through conservative timing and validation) or productivity (through optimized pathways and parallel operations), allowing the system to adapt to different operational requirements without compromising either aspect.
Data Source
AI summary
A configurable arithmetic block for implementing arithmetic functions in a device having programmable logic is described. The configurable arithmetic block comprises a first plurality of registers coupled to receive input data; a second plurality of registers coupled to receive input data; an arithmetic function circuit having a plurality of arithmetic function elements, each arithmetic function element coupled to at least one other arithmetic function element of the plurality of arithmetic function elements and coupled to receive outputs of at least one of the first plurality of input registers and the second plurality of input registers; and an output coupled to the arithmetic function circuit. A method of implementing a configurable arithmetic block in a device having programmable logic is also disclosed.